

Introduction to System-on-Package (SOP)

Miniaturization of the Entire System

Rao R. Tummala
Madhavan Swaminathan



New York Chicago San Francisco
Lisbon London Madrid Mexico City
Milan New Delhi San Juan
Seoul Singapore Sydney Toronto

Contents

Foreword	xvii
Preface	xix
1 Introduction to the System-on-Package (SOP) Technology	3
1.1 Introduction	4
1.2 Electronic System Trend to Digital Convergence	5
1.3 Building Blocks of an Electronic System	7
1.4 System Technologies Evolution	8
1.5 Five Major System Technologies	11
1.5.1 System-on-Board (SOB) Technology with Discrete Components	11
1.5.2 System-on-Chip (SOC) with Two or More System Functions on a Single Chip	11
1.5.3 Multichip Module (MCM): Package-Enabled Integration of Two or More Chips Interconnected Horizontally	13
1.5.4 Stacked ICs and Packages (SIP): Package-Enabled IC Integration with Two or More Chip Stacking (Moore's Law in the Third Dimension)	13
1.6 System-on-Package Technology (Module with the Best of IC and System Integration)	18
1.6.1 Miniaturization Trend	22
1.7 Comparison of the Five System Technologies	23
1.8 Status of SOP around the Globe	26
1.8.1 Opto SOP	26
1.8.2 RF SOP	28
1.8.3 Embedded Passives SOP	29
1.8.4 MEMS SOP	29
1.9 SOP Technology Implementations	29
1.10 SOP Technologies	33
1.11 Summary	34
Acknowledgment	34
References	34
2 Introduction to System-on-Chip (SOC)	39
2.1 Introduction	40
2.2 Key Customer Requirements	42
2.3 SOC Architecture	44
2.4 SOC Design Challenge	50
2.4.1 SOC Design Phase 1—SOC Definition and Challenges	50
2.4.2 SOC Design Phase II—SOC Create Process and Challenges	57

2.5	Summary	76
	References	76
3	Stacked ICs and Packages (SIP)	81
3.1	SIP Definition	82
3.1.1	Definition	82
3.1.2	Applications	82
3.1.3	CEO Figure and SIP Categories	82
3.2	SIP Challenges	85
3.2.1	Materials and Process Challenges	85
3.2.2	Mechanical Challenges	87
3.2.3	Electrical Challenges	88
3.2.4	Thermal Challenges	89
3.3	Non-TSV SIP	93
3.3.1	Historical Evolution of Non-TSV SIP	93
3.3.2	Chip Stacking	96
3.3.3	Package Stacking	113
3.3.4	Chip Stacking versus Package Stacking	120
3.4	TSV SIP	121
3.4.1	Introduction	121
3.4.2	Historical Evolution of 3D TSV Technology	124
3.4.3	Basic TSV Technologies	126
3.4.4	Different 3D Integration Technologies using TSV	134
3.4.5	Si Carrier Technology	141
3.5	Future Trends	143
	Acknowledgments	144
	References	144
4	Mixed-Signal (SOP) Design	151
4.1	Introduction	152
4.1.1	Mixed-Signal Devices and Systems	153
4.1.2	Importance of Integration in Mobile Applications	155
4.1.3	Mixed-Signal Architecture	156
4.1.4	Mixed-Signal Design Challenges	157
4.1.5	Fabrication Technologies	159
4.2	Design of Embedded Passives in RF Front End	160
4.2.1	Embedded Inductors	161
4.2.2	Embedded Capacitors	166
4.2.3	Embedded Filters	167
4.2.4	Embedded Baluns	171
4.2.5	Filter-Balun Networks	175
4.2.6	Tunable Filters	178
4.3	Chip-Package Codesign	180
4.3.1	Low Noise Amplifier Design	181
4.3.2	Concurrent Oscillator Design	184
4.4	Design of WLAN Front-End Module	191

4.5	Design Tools	194
4.5.1	Synthesis of Embedded RF Circuits	195
4.5.2	Modeling of Signal and Power Delivery Networks	198
4.5.3	Rational Functions, Network Synthesis, and Transient Simulation	204
4.5.4	Design for Manufacturing	208
4.6	Coupling	214
4.6.1	Analog-to-Analog Coupling	214
4.6.2	Digital-to-Analog Coupling	222
4.7	Decoupling	227
4.7.1	Need for Decoupling in Digital Applications	228
4.7.2	Issues with SMD Capacitors	229
4.7.3	Embedded Decoupling	230
4.7.4	Characterization of Embedded Capacitors	235
4.8	Electromagnetic Bandgap (EBG) Structures	239
4.8.1	Analysis and Design of EBG Structures	242
4.8.2	Application of EBGs in Power Supply Noise Suppression	246
4.8.3	Radiation Analysis of EBGs	248
4.9	Summary	250
	Acknowledgments	251
	References	251
5	Radio Frequency System-on-Package (RF SOP)	261
5.1	Introduction	262
5.2	RF SOP Concept	262
5.3	Historical Evolution of RF Packaging Technologies	265
5.4	RF SOP Technologies	267
5.4.1	Modeling and Optimization	267
5.4.2	RF Substrate Materials Technologies	268
5.4.3	Antennas	269
5.4.4	Inductors	278
5.4.5	RF Capacitors	282
5.4.6	Resistors	288
5.4.7	Filters	295
5.4.8	Baluns	297
5.4.9	Combiners	298
5.4.10	RF MEMS Switches	300
5.4.11	RFIDs	305
5.5	Integrated RF Modules	308
5.5.1	WLAN	308
5.5.2	Intelligent Network Communicator (INC)	310
5.6	Future Trends	312
	Acknowledgments	313
	References	314

6	Integrated Chip-to-Chip Optoelectronic SOP	321
6.1	Introduction	322
6.2	Applications of Optoelectronic SOP	323
6.2.1	High-Speed Digital Systems and High-Performance Computing	323
6.2.2	RF-Optical Communication Systems	324
6.3	Integration Challenges in Thin-Film Optoelectronic SOP	325
6.3.1	Optical Alignment	326
6.3.2	Key Physical and Optical Properties of Thin-Film Optical Waveguide Materials	326
6.4	Advantages of Optoelectronic SOP	331
6.4.1	Comparison of High-Speed Electrical and Optical Wiring Performance	331
6.4.2	Wiring Density	332
6.4.3	Power Dissipation	334
6.4.4	Reliability	335
6.5	Evolution of Optoelectronic SOP Technology	336
6.5.1	Board-to-Board Optical Wiring	336
6.5.2	Chip-to-Chip Optical Interconnects	339
6.6	Optoelectronic SOP Thin-Film Components	341
6.6.1	Passive Thin-Film Lightwave Circuits	342
6.6.2	Active Optoelectronic SOP Thin-Film Components	354
6.6.3	Opportunities for 3D Lightwave Circuits	355
6.7	SOP Integration: Interface Optical Coupling	357
6.8	On-Chip Optical Circuits	363
6.9	Future Trends in Optoelectronic SOP	365
6.10	Summary	365
	References	366
	Table 6.1 References	374
7	SOP Substrate with Multilayer Wiring and Thin-Film Embedded Components	377
7.1	Introduction	378
7.2	Historical Evolution of Substrate Integration Technologies	380
7.3	SOP Substrate	381
7.3.1	Drivers and Challenges	381
7.3.2	Ultrathin-Film Wiring with Embedded Low-K Dielectrics, Cores, and Conductors	384
7.3.3	Embedded Passives	415
7.3.4	Embedded Actives	430
7.3.5	Miniaturized Thermal Materials and Structures	434
7.4	Future SOP Substrate Integration	435
	Acknowledgments	437
	References	437

8	Mixed-Signal (SOP) Reliability	443
8.1	System-Level Reliability Considerations	445
8.1.1	Failure Mechanisms	446
8.1.2	Design-for-Reliability	447
8.1.3	Reliability Verification	449
8.2	Reliability of Multifunction SOP Substrate	450
8.2.1	Materials and Process Reliability	450
8.2.2	Digital Function Reliability and Verification	458
8.2.3	RF Function Reliability and Verification	461
8.2.4	Optical Function Reliability and Verification	463
8.2.5	Multifunction System Reliability	467
8.3	Substrate-to-IC Interconnection Reliability	468
8.3.1	Factors Affecting the Substrate-to-IC Interconnection Reliability	469
8.3.2	100- μ m Flip-Chip Assembly Reliability	471
8.3.3	Reliability against Die Cracking	476
8.3.4	Solder Joint Reliability	476
8.3.5	Interfacial Adhesion and Effect of Moisture on Underfill Reliability	478
8.4	Future Trends and Directions	482
8.4.1	Extending Solder	483
8.4.2	Complaint Interconnects	484
8.4.3	Alternative to Solder and Nano Interconnects	484
8.5	Summary	486
	References	487
9	MEMS Packaging	495
9.1	Introduction	496
9.2	Challenges in MEMS Packaging	496
9.3	Chip-Scale versus Wafer-Scale Packaging	497
9.4	Wafer Bonding Techniques	499
9.4.1	Direct Bonding	500
9.4.2	Bonding Using Intermediate Layers	500
9.5	Sacrificial Film-Based Sealing Techniques	505
9.5.1	Etching the Sacrificial Material	505
9.5.2	Decomposition of Sacrificial Polymers	509
9.6	Low-Loss Polymer Encapsulation Techniques	514
9.7	Techniques Utilizing Getters	516
9.7.1	Nonevaporable Getters	516
9.7.2	Thin-Film Getters	517
9.7.3	Improving MEMS Reliability through Getters	520
9.8	Interconnections	522
9.9	Assembly	524
9.10	Summary and Future Trends	527
	References	528

10	Wafer-Level SOP	535
10.1	Introduction	536
10.1.1	Definition	536
10.1.2	Wafer-Level Packaging—Historical Evolution	537
10.2	Buildup Wiring and Redistribution	540
10.2.1	IC-Package Pitch Gap	540
10.2.2	Redistribution Layers on Si to Close the Pitch Gap	543
10.3	Wafer-Level Thin-Film Embedded Components	544
10.3.1	Embedded Thin-Film Components in the ReDistribution Layer (RDL)	544
10.4	Wafer-Level Packaging and Interconnections (WLPI)	548
10.4.1	Classes of Wafer-Level Packaging and Interconnections (WLPI)	552
10.4.2	Rigid Interconnections	560
10.4.3	WLSOP Assembly	585
10.4.3	WLSOP	590
10.5	Wafer-Level Probing and Burn-In	591
10.6	Summary	595
	Acknowledgments	595
	References	595
11	Thermal SOP	605
11.1	Fundamentals of Thermal SOP	606
11.1.1	Thermal Implications of SOP	607
11.1.2	System-Level Thermal Constraints in SOP-Based Portables	609
11.2	Thermal Sources in SOP Modules	610
11.2.1	Digital SOP	611
11.2.2	RF SOP	613
11.2.3	Optoelectronic SOP	615
11.2.4	MEMS SOP	617
11.3	Fundamental Heat Transfer Modes	618
11.3.1	Conduction	618
11.3.2	Convection	623
11.3.3	Radiation	626
11.4	Fundamentals of Thermal Characterization	629
11.4.1	Numerical Methods for Thermal Characterization	629
11.4.2	Experimental Methods for Thermal Characterization	637
11.5	Thermal Management Technologies	637
11.5.1	Thermal Design Methodologies	638
11.6	Power Minimization Methodologies	648
11.6.1	Parallel Processing	649
11.6.2	Dynamic Voltage and Frequency Scaling (DVFS)	649

11.6.3	Application-Specific Processors (ASP)	650
11.6.4	Cache Power Minimization	650
11.6.5	Power Harnessing	651
11.7	Summary	651
	Acknowledgment	651
	References	652
12	Electrical Test of SOP Modules and Systems	659
12.1	SOP Electrical Test Challenges	660
12.1.1	Objectives of the HVM Test Process and Challenges for SOPs	662
12.1.2	HVM Test Flow for SOPs	663
12.2	Known Good Embedded Substrate Test	664
12.2.1	Substrate Interconnect Tests	664
12.2.2	Testing Embedded Passives	671
12.3	Known Good Embedded Module Test of Digital Subsystems	677
12.3.1	Boundary Scan—IEEE 1149.1	677
12.3.2	Multi-gigahertz Digital Test: Recent Developments	681
12.4	KGEM Test of Mixed-Signal and RF Subsystems	685
12.4.1	Test Strategies	685
12.4.2	Fault Models and Test Quality	688
12.4.3	Direct Measurement of Specifications Using Dedicated Circuitry	689
12.4.4	Alternate Testing Methods for Mixed-Signal and RF Circuits	690
12.5	Summary	707
	Acknowledgments	707
	References	707
13	Biosensor SOP	717
13.1	Introduction to Biosensor SOP	717
13.1.1	SOP: A Highly Miniaturized Electronic System Technology	717
13.1.2	Biosensor SOP for Miniaturized Biomedical Implants and Sensor Systems	718
13.1.3	Building Blocks of Biosensor SOP	723
13.2	Biosensing	723
13.2.1	Microchannels for Biofluid Transport	723
13.2.2	Biosensing Element (Probe) Design and Preparation	724
13.2.3	Probe-Target Molecular Hybridization	727
13.3	Signal Conversion	730
13.3.1	Nanomaterials and Nanostructures for Signal Conversion Components	730
13.3.2	Surface Modification and Biofunctionalization of Signal Conversion Component	734
13.3.3	Signal Conversion Methods	735

13.4	Signal Detection and Electronic Processing	741
13.4.1	Low-Power Application-Specific Integrated Circuits (ASICs) and Mixed-Signal Design for Biosensor SOP	741
13.4.2	Bio- SOP Substrate Integration Technologies	744
13.5	Summary and Future Trends	745
13.5.1	Nano Bio-SOP Integration Challenges	745
	References	746
Index	749