In this paper, we describe the fabrication of 3.5-inch QCIF active matrix organic light emitting display (AMOLED) panels driven by thin film transistors, which are produced by an ultra-low-temperature polycrystalline silicon process on plastic substrates. The overall processing scheme and technical details are discussed from the viewpoint of mechanical stability and display performance. New ideas, such as a new triple-layered metal gate structure to lower leakage current and organic layers for electrical passivation and stress reduction are highlighted. The operation of a 3.5-inch QCIF AMOLED is also demonstrated.

Keywords: AMOLED, flexible, poly-Si, thin film transistor (TFT).
The crystallization of sputter deposited a-Si films has been achieved by either excimer laser annealing [2]-[6] or sequential lateral solidification (SLS) [7]. Recently, we reported a successful SLS on a plastic substrate, which yielded micron-size large-grain poly-Si films [8]. To prevent damage to the plastic substrates during the laser dopant activation, a quarter wavelength Bragg reflector, made by successive depositions of plasma-CVD silicon dioxide and silicon nitride film [5], and the oxide-silicon-oxide (SiO$_2$-Si-SiO$_2$) buffer structure [9] was suggested.

For gate dielectrics, chemical vapor deposition SiO$_2$ [2], [4]-[6], sputter deposition SiO$_2$ [4], and plasma enhanced atomic layer deposition (PEALD) Al$_2$O$_3$ films [7], [10]-[12] have been reported. A two-layer gate insulator composed of a plasma oxidized SiO$_2$ and PEALD Al$_2$O$_3$ on a plastic substrate [12] shows high quality characteristics. In this work, we present the key process and technological approaches for integrating a 3.5-inch QCIF AMOLED panel with ULTPS TFT on a plastic substrate.

II. Experimental Details

Figure 1 shows an optical microscopy image of a unit cell which was fabricated on a plastic substrate. The inset shows the OLED driving circuit, which has two TFTs. The unit cell is designed with a 10 μm design rule and is produced with five mask processes. An interlayer dielectric film is used as a capacitor which allows us to eliminate two mask processes. The unit cell size is 390 μm × 390 μm and is composed of two TFTs and one capacitor structure.

In this work, we used polyarylate (PAR) plastic substrates. Unless supported by a rigid flat support, flexible plastic substrates are always bent to have some finite curvature. Such curvature imposes great difficulty in achieving correct pattern alignment and uniformity in deposition. For this reason, we bonded the plastic substrate on a rigid glass carrier to ensure processing stability. The carrier has the geometry of a 5-inch wafer. The PAR substrate was attached to the glass carrier wafer with an adhesive having a peel strength of 600 gf/inch. The peel strength was optimized to be neither too weak to allow the delamination of the substrate nor too strong to make the final detachment of the plastic substrate from the glass carrier difficult. In the final step the plastic substrate was detached from the glass carrier by using solvents and heat to decompose the adhesive.

On the plastic substrate, a triple-layered buffer layer was deposited by a sputtering method. The buffer layer has a structure of oxide-silicon-oxide (SiO$_2$-Si-SiO$_2$). In our previous work, we have shown the usefulness of such a triple-layered buffer structure in preventing plastic damage which is induced during the laser activation process [9]. The thickness and deposition temperature are important to prevent the film cracking during the gate oxide deposition. After forming the buffer layer, an 80 nm thick amorphous Si film was deposited and crystallized by a sequential lateral solidification method [8].

The gate dielectric layer was formed by a PEALD method. Prior to the oxidation, the surface of the Si substrate was cleaned with a 100:1 hydrofluoric (HF) acid solution to remove the native oxide layer. We attempted to oxidize the Si surface with a pulsed O$_2$ plasma at an RF frequency of 13.56 MHz and a power of 0.41 W/cm$^2$ for 30 min in the PEALD chamber. A gate dielectric Al$_2$O$_3$ film containing nitrogen (< 1%) was deposited in situ with the O$_2$ gas mixed with N$_2$ gas as the oxidants and trimethylaluminum as the source of Al [11]. The plasma oxidized film and Al$_2$O$_3$ film are 5 nm and 70 nm thick, respectively.

The off leakage of LTPS TFT has already been studied and interpreted as a field enhanced thermionic emission. To reduce the leakage current, a lightly doped drain (LDD) structure was used on the glass substrate. However, on a plastic substrate, an LDD structure is not suitable because of the misalignment
issue due to the thermal deformation of the plastic substrate. Therefore, we developed a triple-layered metal gate structure as shown in Fig. 2, which is effective in reducing the electric field at the gate edge by a self-alignment method. We deposited metals in three layers: Al (20 nm)/Cr (20 nm)/Al (150 nm). After gate photo-lithography, the gate metals were sequentially wet-etched. The bottom Al was over-etched to make an air gap near the gate edge with a lateral depth of 100 nm. Although the air gap thickness is only 20 nm, if we compare it with the dielectric constant of Al$_2$O$_3$ film of 6.5, the vertical electric field will be reduced according to the air gap’s effective thickness of 130 nm.

The top aluminum layer, which has a high reflectivity, is required to prevent metal gate damage during the laser activation. After the patterning of the gate electrode, the p$^+$ source and drain (S/D) regions were formed and laser activated.

Because ductile organic materials can endure more stress than inorganic materials, an acryl-resin-based organic material was chosen for the interlayer dielectric (ILD) layer. However, two problems must be resolved for the application of an organic ILD layer in our device fabrication scheme. The first problem is the thermal budget issue. Forming a hard cured film usually requires a baking temperature over 200°C, which is too high for both the plastic substrate and the adhesive. The second problem is the chemical resistance issue. The ILD layer is exposed to the 100:1 HF acid during the wet etching of the gate dielectric Al$_2$O$_3$ film to establish electrical contacts. Therefore, we developed a new material for low temperature hard curing below 120°C.

Figure 3(a) shows an optical microscope image and an atomic force microscope (AFM) image of an organic ILD layer which was exposed to a 100:1 HF acid solution. The surface has many small defective dots which, as the AFM scan result shows, turn out to be swelling traces of the organic film. The swellings are an average of 30 µm in diameter and 15 nm in height. Because the S/D layer is used in addition to an anode layer, the swelling of the ILD layer induces surface roughness on the anode layer, which deteriorates the organic light emitting device (OLED) performance.

To suppress the appearance of damages induced by HF acid and to lower the curing temperature, we increased the content of the cross-linker. Figure 3(b) shows the surface morphology of the improved organic ILD, which was cured at 120°C, after being exposed to a 100:1 HF solution. As seen in the figure, the film is fairly stable against the HF solution.

Because the gate oxide layer, AlON, is hydrophilic, but the organic ILD layer is hydrophobic with a contact angle of 75 degrees, the interface between the gate oxide layer and the organic ILD layer is easily separated by the 100:1 HF solution. Therefore, the 10 nm gluing layer of silicon nitride is inserted between them.

The S/D metal layers, which were deposited by a DC sputtering method, consist of a 10 nm thick Cr film, a 200 nm thick Al film, and a 10 nm Cr film. The bottom Cr metal is
Fig. 5. Effect of sputtering temperature on the cracking temperature, above which the buffer layer is cracked. The layer endurance against thermal cracking is improved by increasing the sputtering temperature.

used for the adhesion promotion layer, and the top Cr metal is used as a matching layer to the hole injection layer of OLED film. The bank layer is made of the photoactive insulating layer (PIL) as shown in Fig. 4. By using a thick PIL layer of more than 3 µm, it was possible to prevent the occurrence of an electrical short circuit between the anode and the cathode. The slope of the bank was intentionally lowered to achieve uniform OLED evaporation at the bank edge, which is necessary to reduce the OLED leakage current.

The device structure of an OLED grown by vacuum thermal deposition is 2-TNATA (10 nm)/a-NPB (30 nm)/Alq:C545T (30 nm)/Alq (30 nm). The transparent cathode metal is composed of LiF (1 nm)/Al (1 nm)/Ag (15 nm). The bi-layer of a-NPB and LiF deposited by thermal evaporation and some inorganic layers, including AlOx grown by ALD, were used for thin film encapsulation [13].

A JEOL 6500F Schottky-type field-emission gun scanning electron microscope equipped with an Oxford INCA Crystal electron backscattered diffraction (EBSD) system was used to characterize the crystallized poly-Si thin film on the plastic substrate.

III. Results and Discussion

The thermal expansion coefficient of the plastic substrate is much larger than those of inorganic materials. Thus, the buffer layer which is in contact with the plastic substrate is expected to experience the most severe tensile stress during any subsequent processes accompanied by heat. Because the poly-Si film deposited on the buffer was already patterned into micron-sized discrete features, the stress transfer through the poly-Si was negligible. During the subsequent processes, the cracks in the buffer layer mainly occurred during the gate oxide step, during which the processing temperature ranged from 150°C to 180°C. To reduce the stress on buffer layer, we varied the sputtering temperature of the buffer layer [14].

Figure 5 summarizes the effect of the deposition temperature on the cracking temperature, above which cracking in buffer layer is observed. Compared to room temperature deposition, by depositing buffer layers at around 100°C, it was possible to increase the cracking temperature by approximately 30°C to 50°C.

Figure 6(a) shows a transmission electron microscopy (TEM) of poly-Si grains, which are about 6 µm long. To obtain the grain boundary (GB) characters of such grains, we obtained Kikuchi patterns using an EBSD facility. Figure 6(b) shows the statistical distribution of the coincidence site lattice (CLS) or Σ, which represents the reciprocal density of the sites shared by two adjoining grains. The CLS distribution reveals that Σ3 and Σ9 occupy the first and second appearance probability. Because such coherent GBs have low density of dangling bonds and charge trap sites, our poly-Si is expected to have high mobility.
Figure 7 shows the inverse pole figures of surface normal, rolling, and transverse directions. Whereas the normal and the rolling directions did not bear any strong preferential texture, the transverse tended to have a <100> preference. The preferential growth in <100> reflects the fact that the advancing solidification front of the diamond cubic is [100], which has been interpreted as the facility in atom bonding to complete the relevant plane [15].

The TFT characteristics of the single-layered metal gate and the triple-layered metal gate TFTs are compared in Fig. 8 and are summarized in Table 1. Although the threshold voltage of the triple-layered metal gate TFT is increased by 3 V, the leakage current is reduced by one order of magnitude at \( V_G = 5 \) V. Furthermore, considerable decrement in the rate of leakage current (\( \frac{\partial \log I_D}{\partial V_G} \)) is observed, indicating improved switching characteristics. In conjunction with this feature, because the leakage current of poly-Si TFTs mainly originates from the electric field, our triple gate TFTs give a lower electrical field at the gate edge.

Table 1. Threshold voltage, swing, mobility, and rate of leakage current of W/L = 30 \( \mu \)m / 30 \( \mu \)m TFT according to gate metal structure variation.

<table>
<thead>
<tr>
<th>Gate metal structure</th>
<th>Threshold (V)</th>
<th>Swing (V/dec)</th>
<th>Mobility (cm²/Vs)</th>
<th>( \frac{\partial \log I_D}{\partial V_G} ) (dec/10 V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single layer</td>
<td>-5.5</td>
<td>0.99</td>
<td>6.9</td>
<td>2.1</td>
</tr>
<tr>
<td>Triple layer</td>
<td>-8.5</td>
<td>1.03</td>
<td>4</td>
<td>0.5</td>
</tr>
</tbody>
</table>

The capacitance characteristics of the organic interlayer dielectric film as a function of frequency are shown in Fig. 9. The dielectric constant is fairly uniform in a frequency range from $10^3$ Hz to $10^6$ Hz as 3.16. Although the curing
temperature of the organic interlayer dielectric film is below 120°C, the leakage current is below 1E-8 A/cm² at 1 MV/cm.

Based on this approach, we fabricated LTPS TFT panels on plastic substrates and integrated them to AMOLED display units. Figure 10 shows a 3.5-inch QCIF AMOLED panel operating with the mosaic pattern. The inset shows the panel driven to display an “8”. Even though many technical issues are challenges for the full operation of our LTPS TFT-driven to display an “8”. Even though many technical issues are challenges for the full operation of our LTPS TFT-AMOLED, we have demonstrated the feasibility of the LTPS TFT-AMOLED concept. We will develop a better display by reducing the defects, improving the TFT performance with triple-layered metal gate, and optimizing the operating voltages of the control board.

IV. Summary

A 3.5-inch QCIF flexible display unit was fabricated by integrating an LTPS-TFT array to an AMOLED panel on a plastic substrate, and its operation was demonstrated.

We have endeavored to improve the electrical characteristics of LTPS-TFTs. Poly-Si devices, especially those fabricated at low temperatures, suffer from high-level leakage currents. To reduce the TFT leakage current, we have developed a triple-layered metal gate structure, in which the bottom layer is laterally over-etched to have an air gap. Because no special lithographic technique is required, the misalignment issue is easily avoided in constructing the triple-layered gate metal structure.

Because tensile stress is accumulated by addition of layers, reducing the number of photo masking processes is always desirable. This issue was dealt with by developing a low temperature (120°C) curable organic ILD, which has an electrical insulating property sufficient for it to be used as a capacitor. We were also successful in eliminating two masking steps.

To obtain high mobility, which is a prerequisite to drive an OLED, Si films were crystallized by an SLS method to obtain 6 μm poly-Si grains on plastic substrates. The grain boundaries of poly-Si were characterized by EBSD to have high coherency with low density of dangling bonds.

References


[14] Y. Leterrier, L. Medico, F. Demarco, J.A.E. Manson, U. Betz, M.F. Escola, M. Killarzi Olson, and F. Atamny, “Mechanical Integrity of Transparent Conductive Oxide Films for Flexible

**Yong-Hae Kim** received the BS and PhD degrees in physics from Korea Advanced Institute of Science and Technology, in 1993 and 1997, respectively. From 1997 to 2000, he was with Hynix Semiconductor and worked on the development of the 0.13 μm DRAM technology. Since he joined ETRI in 2000, he has been involved in flexible display technology, such as low temperature poly-Si TFT on plastic substrate and active matrix OLED. His research interests include digital paper, application of metamaterial, and wireless power transmission.

**Choong-Heui Chung** received the BS and MS degrees in materials science and engineering from Seoul National University, in 1997 and 1999, respectively. From 1999 to 2001, he was a member of the engineering staff of Hynix Semiconductor. Since he joined ETRI in May 2001, he has been researching the process and characterization in flat panel displays.

**Jaehyun Moon** received the BS degree from Korea University, Seoul, Rep. of Korea, in 1995, and the PhD degree in materials science and engineering from Carnegie-Mellon University, Pittsburgh, USA, in 2003. From 2003 to 2004, he was a post-doctoral associate at the Max-Planck Institute, Stuttgart, Germany. He joined ETRI in 2004. His current research interests include flexible display, oxide electronics, and interface studies of materials.

**Su-Jae Lee** received the BS degree in physics from Kyungpook University, Rep. of Korea, in 1986, and the MS and PhD degrees in physics from Pusan National University, Busan, Rep. of Korea, in 1988 and 1997, respectively. Since he joined ETRI in 1997, he has been involved in the development of microwave tunable dielectric thin films, tunable devices for next generation wireless communication, and dielectric gate materials of poly-Si TFT on plastic substrate for flexible display. His research interests include the development of new multifunction nano-oxide dielectrics for the creation of next-generation nano-oxide electronics devices and chemical gas sensors.

**Gi Heon Kim** received the BS and the MS degrees from Kyungpook National University, Daegu, Rep. of Korea, in 1991 and 1993, respectively. He received the PhD degree in chemical engineering from Tokyo Institute of Technology, Tokyo, Japan, in 2000. From 1993 to 1995, he was a researcher at LG Chem. Research Park. From 2000 to 2001, his work focused on liquid crystal display in Samsung Electronics Co., Ltd. Since he joined ETRI in 2001, his research interests have included organic materials for electronics and plastic-based display.

**Yoon-Ho Song** received the BS degree from Kyungpook National University in 1986 and the PhD degree from Korea Advanced Institute of Science and Technology in 1991, both in physics. Since he joined ETRI in 1991, he has been involved in flat panel display research, including active-matrix liquid crystal display and active-controlled field emission display using polycrystalline or amorphous silicon thin-film transistors. His research interests include disordered semiconductor and field emission physics and their applications, including flat panel display technologies. He is a member of SID and KIDS.