

# A 300GHz Wireless Transceiver in 65nm CMOS for IEEE802.15.3d Using Push-Push Subharmonic Mixer

I. Abdo<sup>1</sup>, T. Fujimura<sup>1</sup>, T. Miura<sup>1</sup>, K. K. Tokgoz<sup>1</sup>, H. Hamada<sup>2</sup>, H. Nosaka<sup>2</sup>, A. Shirane<sup>1</sup>, and K. Okada<sup>1</sup>

<sup>1</sup>Tokyo Institute of Technology, Tokyo, Japan <sup>2</sup>NTT Device Technology Labs, NTT Corporation, Kanagawa, Japan







- Introduction
- Proposed 300GHz CMOS TRX
- Push-Push Subharmonic Mixer
- Fundamental Blocking Tripler
- Measurement Results
- Performance Comparison
- Conclusion







FCC Online Table of Frequency Allocations, Mar. 2020







69 channels

- Target channels: -Ch.13-23 (2.16GHz)
  - -Ch.39-43 (4.32GHz)
  - -Ch.52-53 (8.64GHz)
  - -Ch.59 (12.96GHz)



IMS 21-26 June 2020, Los Angeles, CA



- $f_{max}$  of CMOS processes < 300GHz
  - -PA and LNA are not feasible
  - -Lower achievable SNR

Mixer-last-mixer-first with power combining:

High output power
 Large area and P<sub>DC</sub>

Mixer-last-mixer-first single-stream:

**Solutions** 

Large area and P<sub>DC</sub>
 Low output power

**III-V** semiconductors:

③ High output power

- © Good SNR
- Earge area and P<sub>DC</sub>
  Higher cost



# RELESS Proposed 300GHz CMOS TRX



High mixer conversion gain is required to overcome the absence of amps





### Push-Push Subharmonic Mixer







### **Push-Push Subharmonic Mixer**



8



Conventional design issues







• Proposed tripler



Lino	Electrical length							
LINE	@f <sub>0</sub>	@2f <sub>0</sub>	@3f <sub>0</sub>	⊢ í			↑	
L1	λ/12	λ/6	λ/4					
L2	λ/12	λ/6	λ/4			1		<b></b>
L3	λ/4	λ/2	3λ/4		f <sub>0</sub>	$2f_0$	3f <sub>0</sub>	f

- $\odot$  f<sub>0</sub> cancelled or grounded.
- $\odot$  2f<sub>0</sub> reduced by mismatch cancellation.
- $\odot$  2f<sub>0</sub> reused at tail node by mixing with f<sub>0</sub>.  $\odot$  Improved linearity.





## Fundamental Blocking Tripler

Simulation Results









#### **TRX Wireless Measurement Setup** MAAAA NO



International Microwave Symposium 21-26 June 2020, Los Angeles, CA



Maximum data rate conditions

Distance [cm]	1					
f <sub>center</sub> [GHz]	288					
f <sub>LO</sub> [GHz]	228					
Bandwidth [GHz]	20.86	12.27	7.36			
Symbol rate [Gbaud]	17	10	6			
Modulation	QPSK	8PSK	16QAM			
TX-to-RX Constellation						
TX-to-RX EVM [dB]	-10.12	-14.83	-16.72			
Data rate [Gb/s]	34	30	24			





TRX Measurement Results

#### • IEEE802.15.3d channels:

CHNL_ID	41	43	59	
f <sub>center</sub> [GHz]	289.44	298.08	285.12	
f <sub>LO</sub> [GHz]	228	234	228	
Bandwidth [GHz]	4.32	4.32	12.96	
Symbol rate [Gbaud]	3.52	3.52	10.56	
Modulation	16QAM	QPSK	QPSK	
TX-to-RX Constellation				
TX-to-RX EVM [dB]	-17.81	-11.98	-13.04	
Data rate [Gb/s]	14.08	7.04	21.12	





#### • IEEE802.15.3d Standard compatibility



\*CHNL\_ID is the channel ID as defined by IEEE802.15.3d standard [1] (e.g. for ch.20, CHNL\_ID=20). \*\*Roll-off factor of all the measurements is 0.25 as specified by the standard.



# EVM vs Baud Rate (1cm distance)







### Performance Comparison

	[4] IHCT	[5] NTT	[6] NTT	[7],[9] UCB	[8],[10] Hiroshima	[11], [12] Hiroshima	This work
Technology [nm]	130 SiGe	80 InP- HEMT	80 InP- HEMT	65 CMOS	40 CMOS	40 CMOS	65 CMOS
RF freq. [GHz]	220-255	272-302	290*	240*	290*	252-279	278-304
Max. baud rate [Gbaud]	23.75	25	30	8	14	20	17
Max. data rate [Gb/s]	95	100	120	16	32	80	34

\*Center frequency.





## Performance Comparison

	[4] IHCT	[5] NTT	[6] NTT	[7],[9] UCB	[8],[10] Hiroshima	[11], [12] Hiroshima	This work
RX mixer CG [dB]	8\$	-15	-	-	-19	-	-16.5
TX P <sub>sat</sub> [dBm]	5.5	9.5	12	1	-5.5	-1.6	-11.6
Standard- based	No	No	No	No	No	IEEE 802.15.3d	IEEE 802.15.3d
P <sub>DC</sub> [W]	TX: 0.96 RX: 0.45	TX: N/A RX: N/A	TX: N/A RX: N/A	TX: 0.22 RX: 0.26	TX: 1.4 RX: 0.65	TX: 0.89 RX: 0.9	TX: 0.27 RX: 0.14
Area [mm <sup>2</sup> ]	TX: N/A RX: N/A	TX: N/A RX: N/A	TX: N/A RX: N/A	TX: 2 RX: 2	TX: 5.19 RX: 3.15	TRX: 11	TX: 1.9 RX: 1.9

\$Including baseband amplifier gain.





- A 300GHz CMOS-only TRX that achieves a maximum data rate of 34Gb/s was presented.
- A push-push sub-harmonic mixer with a conversion gain of around -16.5dB is proposed to enable single-stream operation.
- Accordingly, Power consumption and total area are reduced to less than 500mW and 4mm<sup>2</sup>, respectively.
- QPSK communication is achievable for baud rates as large as 17Gbaud.





 This work is partially supported by STAR, and VDEC in collaboration with Cadence Design Systems, Inc., Synopsys Inc., Mentor Graphics, Inc., and Keysight Technologies Japan, Ltd..





- [1] K. K. Tokgoz *et al.*, "A 120Gb/s 16QAM CMOS millimeter-wave wireless transceiver," *ISSCC Dig. Tech. Papers*, pp.168-170, Feb. 2018.
- [2] J. Pang *et al.*, "A 50.1-Gb/s 60-GHz CMOS Transceiver for IEEE 802.11ay With Calibration of LO Feedthrough and I/Q Imbalance," *IEEE J. Solid-State Circuits*, vol. 54, no. 5, pp. 1375-1390, May 2019.
- [3] H. Wang *et al.*, "Analysis and Design of High-Order QAM Direct-Modulation Transmitter for High-Speed Pointto-Point mm-Wave Wireless Links," *IEEE J. Solid-State Circuits*, vol. 54, no. 11, pp. 3161-3179, Nov. 2019.
- [4] P. Rodríguez-Vázquez *et al.*, "A 16-QAM 100-Gb/s 1-M wireless link with an EVM of 17% at 230 GHz in an SiGe technology," *IEEE Microw. Wireless Compon. Lett.*, vol. 29, no. 4, pp. 297–299, Apr. 2019.
- [5] H. Hamada *et al.*, "300-GHz, 100-Gb/s InP-HEMT Wireless Transceiver Using a 300-GHz Fundamental Mixer," *IEEE MTT-S Int. Microw. Symp. Dig.*, pp. 1480-1483, June 2018.
- [6] H. Hamada et al., "300-GHz 120-Gb/s Wireless Transceiver with High-Output-Power and High-Gain Power Amplifier Based on 80-nm InP-HEMT Technology," IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS), Nov. 2019.
- [7] S. Kang, S. Thyagarajan, A. Niknejad, "A 240 GHz Fully Integrated Wideband QPSK Transmitter in 65 nm CMOS", IEEE J. Solid-State Circuits, vol. 50, no. 10, pp. 2256 – 2267, Oct. 2015.





[8] K. Takano et al., "A 105Gb/s 300GHz CMOS transmitter," ISSCC Dig. Tech. Papers, pp.308-309, Feb. 2017.

- [9] S. V. Thyagarajan, S. Kang, and A. M. Niknejad, "A 240 GHz fully integrated wideband QPSK receiver in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 50, no. 10, pp. 2268–2280, Oct. 2015.
- [10] S. Hara *et al.*, "A 32Gbit/s 16QAM CMOS Receiver in 300GHz Band," IEEE MTT-S Int. Microw. Symp. Dig., pp. 1703-1706, June 2017.
- [11] S. Lee et al., "An 80Gb/s 300GHz-Band Single-Chip CMOS Transceiver," ISSCC Dig. Tech. Papers, pp.170-172, Feb. 2019.
- [12] S. Lee *et al.*, "An 80-Gb/s 300-GHz-Band Single-Chip CMOS Transceiver," *IEEE J. Solid-State Circuits*, vol. 54, no. 12, pp. 3577-3588, Dec. 2019.
- [13] S. Lee et al., "A 6-mW-DC-Power 300-GHz CMOS Receiver for Near-Field Wireless Communications," IEEE MTT-S Int. Microw. Symp. Dig., pp. 504-507, June 2019.
- [14] IEEE Standard for High Data Rate Wireless Multi-Media Networks--Amendment 2: 100 Gb/s Wireless Switched Point-to-Point Physical Layer, in IEEE Std 802.15.3d-2017 (Amendment to IEEE Std 802.15.3-2016 as amended by IEEE Std 802.15.3e-2017).

