Thin-Film Transistors in Polycrystalline Silicon by Blanket and Local Source/Drain Hydrogen Plasma-Seeded Crystallization

Kiran Pangal, Member, IEEE, James C. Sturm, Senior Member, IEEE, Sigurd Wagner, Fellow, IEEE, and Nan Yao

Abstract—Thin film n-channel transistors have been fabricated in polycrystalline silicon films crystallized using hydrogen plasma seeding, by using several processing techniques with 600 to 625 °C or 1000 °C as the maximum process temperature. The TFT’s from hydrogen plasma-treated films with a maximum process temperature of 600 °C, have a linear field-effect mobility of ~35 cm²/Vs and an ON/OFF current ratio of ~10⁸, and TFT’s with a maximum process temperature of 1000 °C, have a linear field-effect mobility of ~100 cm²/Vs and an ON/OFF current ratio of ~10⁷. A hydrogen plasma has also then been applied selectively in the source and drain regions to seed large crystal grains in the channel. Transistors made with this method with maximum temperature of 600 °C showed a nearly twofold improvement in mobility (72 versus 37 cm²/Vs) over the unseeded devices at short channel lengths. The dominant factor in determining the field-effect mobility in all cases was the grain size of the polycrystalline silicon, and not the gate oxide growth/deposition conditions. Significant increases in mobility are observed when the grain size is in order of the channel length. However, the gate oxide plays an important role in determining the subthreshold slope and the leakage current.

Index Terms—Crystallization, hydrogen plasma, polycrystalline silicon, thin-film transistors.

I. INTRODUCTION

POLYCRYSTALLINE silicon (polysilicon) is widely used in active-matrix displays and in silicon-on-insulator technologies. Crystallization of amorphous silicon (a-Si), either as deposited or amorphized by ion implantation of as grown polysilicon, is an excellent precursor material for polysilicon films with large grain size and smooth surface [1]. Various techniques have been used to crystallize a-Si, namely solid phase crystallization (SPC) by annealing in a furnace [1] or a rapid thermal annealer [2] at temperatures in excess of 500 °C, laser induced crystallization [3], ion-beam or electron-beam induced crystallization [4] or zone melt recrystallization [5]. Of these techniques, SPC has the advantage of high reproducibility and control of the device quality of the polysilicon films and of surface roughness. Given the upper limit of ~600 °C for processing on glass [6], the long anneal times (about 20 hrs or higher) at 600 °C [1] make the process unattractive for manufacturing. Various techniques have been employed to shorten the crystallization time, such as metal-induced crystallization [7] germanium-induced crystallization [8], and plasma treatments before the crystallization [9]–[11]. These plasma treatments include electron cyclotron resonance (ECR) plasma with oxygen, helium, or hydrogen at 400 °C [9], [11], and radio frequency (rf) hydrogen plasma at room temperature [10]. It has also been shown that rf or ECR hydrogen plasma treatment at the substrate temperature of 300 °C of hot-wire a-Si:H films reduces the threshold laser power for crystallization of the films [12].

Of these methods, the plasma-induced crystallization potentially introduces the least contamination to the films. An rf hydrogen plasma exposure at room temperature can significantly reduce the crystallization time compared to untreated films, and can be as short as 4 h at 600 °C, the lowest of the room temperature plasmas [10].

In this paper, we report the performance of thin film transistors (TFT’s) fabricated in such polysilicon films crystallized from plasma-enhanced chemical vapor deposited (PECVD) a-Si:H using a room temperature rf hydrogen plasma treatment. TFT’s with maximum process temperature of 600 °C and 1000 °C as function of channel length are compared. The hydrogen plasma treatment is also then locally applied to the source/drain region of the TFT’s to seed the lateral crystallization into the channel region. The process leads to larger grains in the channel region and a twofold increase in the mobility at short channel length to ~75 cm²/Vs for process temperature of 600 °C.

Non self-aligned n-channel TFT’s fabricated in polysilicon films crystallized after an ECR oxygen plasma treatment at 400 °C, with a maximum process temperature of 600 °C, has also been reported [11]. The process details were, however, not reported. The TFT’s had a field-effect mobility of 35 cm²/Vs and ON/OFF current ratio of ~10⁸, which are similar to the values in this work.

II. PRECURSOR SILICON FILM DEPOSITION AND CRYSTALLIZATION

The TFT’s in this work were all fabricated in polysilicon films which were first deposited as hydrogenated amorphous silicon.
(a-Si:H) by PECVD at 150 or 250 °C using pure silane, at pressure of 500 mtorr and rf power density of \( \sim 0.02 \) W/cm\(^2\). The substrates were either Corning 1737 or 7059 glass or silicon wafers coated with \( \sim 500 \) nm of SiO\(_2\) deposited by PECVD at 250 °C, using SiH\(_4\) and N\(_2\)O, pressure of 400 mtorr and rf power density of 0.1 W/cm\(^2\). In experiments with blanket seeding, the films were then exposed to a room temperature RF hydrogen plasma for 1 h. Typical plasma conditions were: rf power density of 0.8 W/cm\(^2\), pressure of 50 mtorr and flow rate of 50 sccm. Some films were not treated to plasma as controls. The samples were then crystallized by annealing at 600 or 625 °C in a furnace. The exposure of an a-Si:H film to the hydrogen plasma leads to the formation of silicon crystal nuclei, which act as seeds during subsequent annealing [13]. The typical grain size for plasma treated or untreated control polycrystalline films as observed by TEM is \( \sim 0.5 \) μm [Fig. 1(a)]. The grains of the completely crystallized polysilicon film are predominantly oriented in the [111] direction normal to the substrate surface, irrespective of prior treatment [13].

III. TFT FABRICATION AND RESULTS

A. High-Temperature TFT’s (\( \leq 1000 \) °C)

1) Fabrication: TFT’s were first fabricated after the 600 °C crystallization anneal by a high-temperature process with thermally grown gate oxide. 150 nm of a-Si:H was deposited at substrate temperature of 150 °C on SiO\(_2\) covered silicon substrates. A polysilicon top-gate self-aligned process was then used to make n-channel TFT’s. The films were either not exposed to a plasma before crystallization (anneal time of 20 h) or exposed to a hydrogen plasma (anneal time 4 h) before crystallization [14]. During the plasma treatment, the samples were placed on a large silicon wafer to eliminate the aluminum contamination from the Al\(_2\)O\(_3\) electrode [13]. After crystallization at 600 °C in N\(_2\), device islands were patterned by dry etching with SF\(_6\)/CCl\(_2\)F\(_2\) plasma at rf power density of 0.16 W/cm\(^2\) and pressure of 100 mtorr. 35-nm dry oxide was grown at 1000 °C and then annealed in N\(_2\) at the same temperature for \( \sim 20 \) min. The n\(^+\) a-Si:H gate, \( \sim 2500 \) nm thick, was deposited by PECVD at \( \sim 300 \) °C using SiH\(_4\), PH\(_3\) and H\(_2\), at rf power density of \( \sim 0.02 \) W/cm\(^2\), and pressure of 500 mtorr. The gate was then patterned by dry etching in SF\(_6\)/CCl\(_2\)F\(_2\) plasma. The source and drain implant was phosphorus at 60 keV and dose of \( 2 \times 10^{15} \) cm\(^{-2}\). This was followed by implant anneal at 850 °C in N\(_2\) for 30 min. As the last process step, an rf hydrogenation step was performed to passivate the grain boundaries in the polysilicon film [15] at 350 °C, at a rf power of 0.6 W/cm\(^2\) for 60 min. This step was optimized to realize maximum field-effect mobility and minimum leakage current.

2) Results: In all cases, the field-effect mobility was calculated from the maximum value of the transconductance at \( V_{DS} = 0.1 \) V. Effective channel length was used in the calculation, which was derived from difference between the drawn channel length and the \( x \)-intercept of the straight line fit to \( 1/I_{DS} \) versus drawn channel length for fixed \( V_{GS} = V_{TH} \). Hence, \( \mu_{\text{effective}} = L_{\text{drawn}} - \Delta L \), where \( \Delta L \) is the \( x \)-intercept. But as the field-effect mobility is not expected to be constant for all the channel lengths, the straight line fit is limited to \( L_{\text{drawn}} > 5 \) μm and extrapolated to yield the effective channel length. The threshold voltage was deduced from the \( x \)-intercept of the straight line fit to \( I_{DS} \) vs. \( V_{GS} \) for \( V_{DS} = 0.1 \) V. \( I_{OFF} \) is the minimum value of \( I_{DS} \) when \( V_{DS} = 5 \) V, and \( I_{ON} \) is the maximum value of \( I_{DS} \) when \( V_{DS} = 5 \) V. Fig. 2 shows typical TFT characteristics, which were similar and well behaved for devices in films both with and without the hydrogen plasma treatment, with no significant difference between two kinds of devices. The threshold voltage was \( \sim 0.1 \) V, the subthreshold slope was \( \sim \)0.5 V/decade and the ON/OFF current ratio was in excess of \( 10^7 \), for both the control and the hydrogen-plasma-treated samples.

Within experimental error, the control and hydrogen plasma samples had similar linear region field-effect mobilities. They were \( \sim 75 \) cm\(^2\)/Vs at long channel length, but rose up to \( \sim 100 \)
TABLE I
PROCESS CONDITIONS AND TFT RESULTS FOR DEVICES FABRICATED WITH BLANKET PLASMA TREATMENT, WITH MAXIMUM PROCESS TEMPERATURE OF 600 °C. EXCEPT FOR DEVICES 4 AND 10, THE CRYSTALLIZATION TIMES ARE THE MINIMUM REQUIRED TO SATURATE THE CHANGE IN UV REFLECTANCE (MEASURE OF DEGREE OF CRYSTALLIZATION)

<table>
<thead>
<tr>
<th>Sample No.</th>
<th>α-Si:H growth temp(°C)</th>
<th>Plasma pre-treatment Type</th>
<th>On Si wafer</th>
<th>Anneal at 600 °C (h)</th>
<th>Gate oxide</th>
<th>TFT characteristics (I_on – 3.5 μm)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Temp (°C)</td>
</tr>
<tr>
<td>1</td>
<td>150</td>
<td>-</td>
<td>-</td>
<td>20</td>
<td>250</td>
<td>No</td>
</tr>
<tr>
<td>2</td>
<td>150</td>
<td>H₂</td>
<td>Yes</td>
<td>4</td>
<td>250</td>
<td>No</td>
</tr>
<tr>
<td>3</td>
<td>150</td>
<td>H₂</td>
<td>Yes</td>
<td>20</td>
<td>250</td>
<td>No</td>
</tr>
<tr>
<td>4</td>
<td>150</td>
<td>-</td>
<td>-</td>
<td>60</td>
<td>250</td>
<td>No</td>
</tr>
<tr>
<td>5</td>
<td>250</td>
<td>-</td>
<td>-</td>
<td>12</td>
<td>350</td>
<td>Yes</td>
</tr>
<tr>
<td>6</td>
<td>250</td>
<td>O₂</td>
<td>No</td>
<td>8</td>
<td>350</td>
<td>Yes</td>
</tr>
<tr>
<td>7</td>
<td>250</td>
<td>H₂</td>
<td>No</td>
<td>5</td>
<td>350</td>
<td>Yes</td>
</tr>
<tr>
<td>8</td>
<td>250</td>
<td>-</td>
<td>-</td>
<td>12</td>
<td>250</td>
<td>No</td>
</tr>
<tr>
<td>9</td>
<td>250</td>
<td>H₂</td>
<td>Yes</td>
<td>5</td>
<td>250</td>
<td>No</td>
</tr>
<tr>
<td>10</td>
<td>250</td>
<td>H₂</td>
<td>Yes</td>
<td>8</td>
<td>250</td>
<td>No</td>
</tr>
</tbody>
</table>

Fig. 3. Field-effect mobility of high-temperature TFT’s as a function of channel length, for untreated (with thermal oxide and PECVD oxide) and plasma-treated films.

cm²/Vs at channel length of ~2 μm (Fig. 3). An increase in mobility at short channel lengths in polysilicon TFT’s has been observed by others [16], [17]. It has been attributed to grain sizes on the order of a channel length, leading to large portion of the channel with no grain boundaries obstructing the motion of electrons from the source to the drain. Thus, our results imply a grain size of few microns, much larger than the as-crystallized film. The apparent increase in grain size over that after the 600 °C crystallization, might result from a grain ripening effect during the high-temperature oxidation and the ion implantation anneal steps, during which the grains oriented in the minimum energy configuration grow at the expense of others [18]. High temperature processing might also result in the annealing of the structural defects within the grains of the polysilicon [19], leading to improved performance of the TFT’s.

B. Low-Temperature TFT’s (≤600 °C)

1) Fabrication: N-channel TFT’s were fabricated by a standard self-aligned top-gate process, similar to that for the high-temperature TFT’s, except for the low process temperature [14]. Table I lists the different process conditions for different samples. After the films were completely crystallized at 600 °C, the active area was defined by dry etching and ~150 nm gate oxide was deposited by PECVD at either 350 °C or 250 °C, using 35 sccm of SiH₄, 160 sccm of N₂O, at a pressure of 400 mtorr and rf power of 0.1 W/cm². The gate oxide was then annealed for ~2 h in O₂ at 600 °C in some cases. A few samples had gate oxide deposited by magnetron PECVD at 250 °C. Rest of the processing is similar to that of the high-temperature TFT’s discussed in the previous section. However, the source/drain anneal was done at 600 °C to limit the maximum processing temperature.

2) Results: Well-behaved characteristics were obtained in all cases, as can be seen from Table I. Typical characteristics of drain current versus gate voltage and versus drain voltage are shown in Fig. 4(a) and (b), respectively, for a device in a film treated with a hydrogen plasma before and a 4-h 600 °C crystallization step (sample 7 in Table I). Typical results are mobilities in the range of 30 to 40 cm²/Vs, subthreshold slopes from 1 to 2 V/decade, and ON/OFF current ratios from 10⁵ to 10⁶. In the subsequent sections, the effects of annealing time and plasma treatment, the effect of growth temperature of the precursor a-Si:H film, and the effect of the gate oxide on device performance will be examined.

a) Effect of Hydrogen Plasma Treatment and Anneal Time: The hydrogen plasma treatment resulted in any slight reduction of field-effect mobility of the TFT from ~38 cm²/Vs for the untreated sample (sample 1, Table I) to ~33 cm²/Vs for the hydrogen plasma-treated sample (samples 2, Table I). The subthreshold slope was ~1.7 V/decade and the ON/OFF current ratio was ~10⁶ for both the hydrogen plasma-treated and untreated samples. But threshold voltages were not the same, with the hydrogen plasma-treated sample having a threshold voltage of ~7.5 V compared to 0.8 V in case of the untreated control sample. As in the case of the high-temperature TFT’s, the samples were placed on a Si wafer during the hydrogen plasma-seeding step to minimize the aluminum contamination in the films, hence the threshold voltage shift is not due to aluminum sputter effect.

To ensure that the field-effect mobility in the case of the hydrogen-plasma-treated sample was not smaller due to the
shorter anneal time and to discern the effect of anneal time on threshold voltage, transistors were also fabricated in films annealed at 600 °C in N₂ for various anneal times. Samples 2 and 3 were hydrogen-plasma-treated before and annealed for 4 h and for 20 h at 600 °C, respectively. Samples 1 and 4 were untreated and annealed later for a total of 20 h and 60 h at 600 °C, respectively. All the samples were placed on a 5° Si wafer during the hydrogen plasma treatment to reduce the effect of aluminum sputtering onto the sample [13]. The gate insulator in this case was PECVD SiO₂ deposited at 250 °C. The field-effect mobility of the transistors from hydrogen-plasma-treated films (2 and 3) was independent of the annealing time (Fig. 5), with both samples having a mobility of ~30 cm²/Vs. A similar effect was observed for the TFT’s from control untreated films (1 and 4). The very long anneal in the case of sample 4 (~20 h crystallization anneal and ~45 h implant damage anneal after the ion implantation step at 600 °C) also did not result in any change in field-effect mobility (Table I). On the other hand, the threshold voltage did depend strongly on the annealing time for the hydrogen-plasma-treated samples, with the V₁ for the long-channel TFT’s increasing from ~1 V to 4 V (L > 10 μm) when the annealing time increased from 4 h to 20 h (Fig. 6). But the threshold voltages for samples 1 and 3, which were both annealed for 20 h, are nearly the same (Fig. 6). This indicates that the plasma treatment, with the sample placed on a Si wafer during exposure, itself does not affect the threshold voltage (V₁) of the TFT’s, and that V₁ depends strongly on the annealing time of the films for the same gate oxide. All the a-Si:H films deposited by PECVD have a high oxygen content of 3–4 × 10¹⁸ cm⁻³ (as measured by SIMS) [13] and even at the crystallization temperature of 600 °C, enough oxygen related thermal donors might be created to dope the polysilicon films slightly n-type [20]. This would lead to negative threshold voltages making it difficult to turn the transistors off. Long annealing might reduce the doping effect of the oxygen in the film due to dissolution of the thermal donors [20], [21], and hence change the TFT’s characteristics from normally ON to normally OFF. The fairly high negative threshold voltage in the case of sample 4 (~6 V) might be due to dopant diffusion into the channel region during the long implant (~45 h at 600 °C) damage anneal. This could lead to the channel being doped slightly n-type and hence result in large negative threshold voltage.

The field-effect mobility of the low-temperature TFT’s in polysilicon films with or without plasma treatment did not
change appreciably as the channel length was reduced (Figs. 3 and 5). This suggests that the grain sizes are much less than 2 μm, (which was the smallest channel length) as was confirmed by TEM measurement.

b) Aluminum Sputter Effect on \(V_{\text{TH}}\): Some of the plasma-treated samples (samples 5 and 6) show higher threshold voltages of \(\sim 3\) V than the 0.2 V for the sample without the plasma treatment (sample 7). We believe that the higher threshold voltage is a result of the sputtering of aluminum from the aluminum oxide coated electrode on to the sample during the plasma exposure, which we found to dope the channel region p-type (\(N_{\text{A1}} \sim 5 \times 10^{18}\) cm\(^{-3}\) as measured by SIMS [13], [14]). Placing the samples on a Si wafer during the plasma treatment reduced the aluminum contamination effect, and the TFT’s made in these films did not show the positive threshold voltage shift.

c) Effect of Growth Temperature of Original a-Si:H and of Gate Oxide: The field-effect mobility of the TFT’s from control untreated films (samples 1 and 8) was reduced to \(\sim 30\) cm\(^2\)/Vs from \(\sim 38\) cm\(^2\)/Vs for channel length of 3.5 μm, when the growth temperature of the original a-Si:H film was changed from 150 °C to 250 °C (Table I). As the growth temperature for a-Si:H is lowered, the hydrogen content in the film is increased and the crystallization time increases [13], suggesting that the grain sizes are larger [22]. A similar trend was seen for the hydrogen-plasma-treated samples, in which the field-effect mobility reduced to \(\sim 24\) cm\(^2\)/Vs from \(\sim 33\) cm\(^2\)/Vs for channel length of 3.5 μm (samples 2 and 9) when the growth temperature was raised from 150 °C to 250 °C (Table I). There was no significant change in threshold voltage in either case.

Various gate oxides were evaluated: a 250 °C PECVD oxide, a 350 °C PECVD oxide some of which were annealed in O\(_2\) at 600 °C, and a 250 °C magnetron sputtered oxide. The highest field-effect mobilities and best subthreshold slopes in both unseeded and plasma-seeded samples were with the 350 °C/600 °C-oxygen-anneal oxide. All the PECVD oxides had high interface-state densities of \(\sim 10^{12}\) cm\(^{-2}\) eV\(^{-1}\), as deduced from C–V measurement of MOS capacitors on crystalline Si substrates. However, this was not thought to limit the mobility of the low-temperature TFT’s. This was because the field-effect mobility of the transistors with a 1000 °C anneal after the 600 °C crystallization anneal and PECVD oxide was \(\sim 75\) cm\(^2\)/Vs versus \(\sim 82\) cm\(^2\)/Vs for the TFT’s with thermal gate oxide grown at 1000 °C at long channel lengths (Fig. 3).

C. Laterally Seeded Low-Temperature TFT’s

1) Selective Crystallization: Our aim is to increase the mobility in polycrystalline silicon low-temperature (\(\leq 600\) °C) transistors by increasing grain sizes, within a reasonable thermal budget. A large grain size can be achieved by a very high-temperature anneal (\(\sim 1000\) °C), after the polysilicon is first formed, so that the large grains grow at the expense of the small leading to an overall increase in grain sizes [18] and mobility in the 1000 °C process vs. the 600 °C process. An alternative is the lateral grain growth of polysilicon from the source and drain regions into the adjacent a-Si:H channel region to directly form large grain polysilicon in the channel at 600 °C. This technique involves selective seeding by hydrogen plasma treatment of the source and drain regions masked by the gate. Note that other groups have done similar lateral crystallization using metals like Ni [7], or germanium [16], or patterned light absorption masks [17].

Selective crystallization with plasma seeding can be done by masking the plasma with an oxide [11], [13]. 100 nm of SiO\(_2\) was deposited by electron-beam evaporation on top of 150 nm of a-Si:H film deposited at 150 °C. The SiO\(_2\) was then patterned and the samples were exposed to hydrogen plasma. Then all the remaining SiO\(_2\) was stripped and the samples were annealed in the furnace for \(\sim 4\) h at 600 °C. The exposed areas crystallized completely as expected, while the unexposed areas remain amorphous [13]. The amorphous/polycrystalline difference of the two regions was also confirmed by UV reflectance measurements. Note that the size of the crystalline area increases with time. This shows that the crystalline/amorphous interface front moves out of the seeded areas to the unexposed areas, with the lateral crystalline growth rate being \(\sim 0.5\) μm/h at 600 °C [13]. The lack of crystalline grain nucleation in the unexposed area, which is a result of the higher activation energy for nucleation than the activation energy of crystal growth, leads to larger silicon grains in the lateral growth area than in the plasma seeded areas. This was confirmed by plan-view transmission electron microscopy (TEM) measurements of the films, which shows that the lateral grain growth from seeded regions results in grains as large as \(\sim 3\) μm [Fig. 1(b)]. The grains in the seeded regions themselves, as in case of the blanket crystallization, are only \(\sim 0.5\) μm in size [Fig. 1(a)]. The TEM sample preparation involved chemically etching a hole in the substrate to realize an electron-transparent film at the edge of the hole. The chemical etchant used was pure HF for glass substrates, and a mixture of HF, HNO\(_3\) and CH\(_3\)COOH for Si substrates. In this case, the TEM samples were prepared in films deposited on glass substrates, as HF etches only glass and does not etch the polysilicon film. On the other hand, the silicon etchant also etches the polysilicon thin film during the overetch time, hence damaging the film. Further work is in progress to prepare TEM samples in polysilicon films on SiO\(_2\)/Si substrates using a dimpler and an ion-milling machine to avoid etching of the polysilicon film, so that grain size of polysilicon films after a high-temperature anneal can be measured.

2) Laterally Seeded TFT Fabrication: We used the hydrogen-plasma seeding technique to fabricate laterally seeded TFT’s with higher mobility. The source/drain regions were used as the seeded regions to promote lateral crystal growth in the channel. No additional lithography steps were required because the patterned gate was used as the mask for the hydrogen plasma seeding treatment. The transistors were fabricated using a 150 nm a-Si:H layer deposited at a substrate temperature of 150 °C. The active islands were then patterned by dry etching in SF\(_6\)/CCl\(_2\)F\(_2\) plasma. The gate insulator used was PECVD SiO\(_2\) deposited at a substrate temperature of 250 °C. Note that the gate oxide is deposited on a-Si:H and the crystallization anneal is done with the gate oxide covering the channel regions. This is in contrast to the low-temperature TFT’s discussed in Section III.B where, the gate oxide was deposited after the amorphous film was completely crystallized.
A 250 nm of phosphorus doped $a$-Si:H was then grown for the gate. After patterning the gate, the samples were implanted with phosphorus to form the source and drain contacts. A few samples were then exposed to hydrogen plasma (seeded) to create seed nuclei in the exposed source and drain and gate electrode regions and annealed at 600°C and 625°C along with unseeded control samples. Both the crystallization and the implant anneal were done simultaneously. The anneal time was chosen such that the channel region of the longest channel ($\sim$15 $\mu$m) TFT’s and the $n^+$ $a$-Si:H gate was completely crystallized, considering the crystal growth velocity is $\sim$0.5 $\mu$m/h at 600°C [13]. The hydrogen plasma seeding improved TFT performance, and also reduced the crystallization time for the crystallization of the phosphorus doped gate [13].

In the subsequent section, the effects of crystallization anneal temperature and length of anneal, effect of lateral crystallization done before or after the ion implantation step, and the effect of the growth temperature of the precursor $a$-Si:H film. The process conditions to realize optimum laterally seeded transistor performance will then become clear.

### Table II

<table>
<thead>
<tr>
<th>S. No</th>
<th>$a$-Si:H growth temp (°C)</th>
<th>Plasma pre-treatment</th>
<th>If Magnetron PECVD Oxide</th>
<th>Anneal temp/0°C</th>
<th>TFT characteristics ($L_{eff}$ = 2 $\mu$m)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Seeding</td>
<td>After ion implant</td>
<td>time (h)</td>
<td>$\mu_{max}$ cm$^2$/Vs</td>
</tr>
<tr>
<td>11</td>
<td>150</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>600/20</td>
</tr>
<tr>
<td>12</td>
<td>150</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>600/20</td>
</tr>
<tr>
<td>13</td>
<td>150</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>625/5</td>
</tr>
<tr>
<td>14</td>
<td>150</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>625/5</td>
</tr>
<tr>
<td>15</td>
<td>150</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>600/20</td>
</tr>
<tr>
<td>16</td>
<td>150</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>600/60</td>
</tr>
<tr>
<td>17</td>
<td>150</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>600/25</td>
</tr>
<tr>
<td>18</td>
<td>150</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>600/25</td>
</tr>
<tr>
<td>19</td>
<td>250</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>600/25</td>
</tr>
<tr>
<td>20</td>
<td>250</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>600/25</td>
</tr>
</tbody>
</table>

### 3) Laterally Seeded TFT Results:

Table II lists the characteristics of the laterally seeded TFT’s under various process conditions, with the measurement conditions being the same as those mentioned in Section III-A. The transistors (sample 11 and 12) showed excellent characteristics as can be seen in Fig. 7 with ON/OFF current ratios of $\sim$10$^7$ and subthreshold slopes of about 1.7 V/decade. The threshold voltages of the TFT’s decreases as the channel length is reduced due to the short channel effect as discussed. The dopant diffusion during the long anneal ($\sim$20 h at 600°C) could lead to shorter effective channel length and therefore lead to an apparent increase in field-effect mobility as deduced from the drawn channel length. Therefore, the effective channel length was calculated as described previously in Section III-A. The $\Delta L$ values are nearly the same ($\sim$0.3 $\mu$m) for both the seeded and the unseeded TFT’s [Fig. 8(a) and (b)].

The mobility of the transistor for different channel lengths is shown in Fig. 9. At long channel lengths, the field-effect mobilities are $\sim$37 cm$^2$/Vs, slightly higher than in the unseeded process. Not known if significant. At short channel lengths, $<5 \mu$m, the control devices show negligible change in mobility, but the laterally seeded devices show a large increase in mobility up to $\sim$72 cm$^2$/Vs. This is attributed to the larger grain size in the channel region of the laterally seeded transistor. The negligible change in mobility as channel length is reduced in the control devices means that, the effective grain size is much smaller than the smallest channel length (2 $\mu$m) as seen in Section III-B. (Note that when the device size is on the order of the grain size, the performance may be subject to statistical variations due to statistical variations in grain distribution, as in conventional polysilicon devices.)

The leakage current of the laterally seeded TFT’s is $\sim$3 pA/$\mu$m compared to $\sim$25 pA/$\mu$m for the unseeded control devices. The large grains in case of the laterally seeded devices leads to fewer grain boundaries in the channel region, and hence fewer number of trap states, and therefore led to lower leakage current. This dependence of leakage current of polysilicon TFT’s on the grain size of the polysilicon has also been reported elsewhere [23].

In the subsequent section, the effects of crystallization anneal temperature and length of anneal, effect of lateral crystallization done before or after the ion implantation step, and the effect of the growth temperature of the precursor $a$-Si:H film. The process conditions to realize optimum laterally seeded transistor performance will then become clear.

### 4) Effect of Annealing Temperature and Time, and Lateral Crystallization Before Ion Implantation:

We also studied the
effect of annealing temperature (samples 13 and 14 versus 11 and 12) on the grain size and hence on the electron mobility. The annealing temperature was changed to 625 °C, from the 600 °C used in the previous experiments. We found that the time taken to crystallize was reduced, but that the mobility became smaller in the control samples (sample 14), probably because of an increase in nucleation density leading to smaller grains [1]. Fig. 10 shows the linear field-effect mobilities in the seeded and the unseeded transistors (13 and 14) sample with the crystallization temperature of 625 °C. The mobility in the control sample is ~25 cm²/Vs when annealed at 625 °C, compared to ~35 cm²/Vs when annealed at 600 °C. But the seeded TFT's have nearly the same mobility irrespective of the annealing temperature. The advantage of using higher temperature (625 °C versus 600 °C) is that the annealing time is reduced but the disadvantage is that one has to use more expensive glass substrates (for display applications) with higher strain point temperatures [6].

A few of the samples were also annealed for longer times up to 60 h at 600 °C (sample 16). These samples had gate oxide deposited by magnetron PECVD at 250 °C. The longer anneal did not result in any significant change in any of the TFT's characteristics, in fact the mobility of the TFT’s reduced slightly to ~48 cm²/Vs compared to ~50 cm²/Vs for the sample annealed for 20 h at 600 °C (sample 15 versus 16). The laterally seeded TFT annealed for 20 h at 600 °C had mobility of ~50 cm²/Vs when the gate oxide was deposited by magnetron PECVD, compared to ~72 cm²/Vs for the laterally seeded TFT with regular PECVD oxide. This reduction in mobility was also seen in case of the TFT’s made in blanket-crystallized films discussed in Section III.B. Both the laterally seeded and control TFT’s, with the magnetron oxide have fairly high threshold voltages of ~2.5 V irrespective of the annealing time, while the TFT’s with the PECVD oxide (sample 11) have fairly negative threshold voltage of ~4 V at $L = 2 \mu m$. The subthreshold slope of the laterally seeded TFT’s was ~1.6 V/decade, and was nearly the same for both magnetron PECVD or regular PECVD oxide.

The effect of crystallization anneal before ion implantation (samples 17 and 18) on the performance of the TFT’s was examined. In addition to increasing the number of annealing steps, this also resulted in a reduction in the mobility of the seeded transistor to ~44 cm²/Vs at a channel length of ~2 μm compared to ~72 cm²/Vs in the single-step anneal (sample...
The leakage current $V_{ds}$ at a maximum process of 28 cm$^2$V/s for both the laterally seeded TFT’s (samples 19 and 20) from 150$^\circ$C, utilizing this lateral crystallization effect without laser processing.

**IV. CONCLUSION**

TFT’s with excellent characteristics with both high and low thermal budgets have been fabricated in polycrystalline silicon films which was crystallized from $a$-Si:H using a hydrogen plasma seeding technique. The method is very attractive for high performance circuits on large-area glass substrates. The hydrogen plasma enhanced crystallization effect can be controlled spatially by masking, resulting in polycrystalline silicon and amorphous silicon areas on the same substrate. Selective seeding by hydrogen plasma treatment can also be applied to growing crystal grains laterally from the seeded regions into the unexposed regions. This produces large grains in the lateral growth region. We have fabricated high mobility poly-Si TFT’s with mobilities as high as 75 cm$^2$/Vs at a maximum process temperature of 600 $^\circ$C, utilizing this lateral crystallization effect without laser processing.

**ACKNOWLEDGMENT**

The authors would like to thank Dr. S. Theiss of Lawrence Livermore National Laboratory, who deposited the magneton PECVD oxide on few of the samples.

**REFERENCES**


Currently, he is with the Advanced Flash Memory Technology and Development Group, Intel Corporation, Santa Clara, CA. He is working on process integration for the 0.13-micron nonvolatile memories. His research interests include polycrystalline silicon film materials and devices, thin dielectric reliability, and shallow trench isolation for submicron CMOS circuits.

James C. Sturm (M’80–SM’95) was born in Berkeley Heights, NJ, in 1957. He received the B.S.E. degree in electrical engineering and engineering physics from Princeton University, Princeton, NJ, in 1979, and the M.S.E.E. and Ph.D. degrees in 1981 and 1985, respectively, from Stanford University, Stanford, CA.

In 1979, he joined Intel Corporation as a Microprocessor Design Engineer and in 1981 he was a visiting engineer at Siemens Company, Munich, Germany. In 1986 he joined the faculty of the Department of Electrical Engineering, Princeton University, Princeton, NJ, where he is currently a Professor and Director of the Center for Photonics and Optoelectronic Materials. In 1994 and 1995, he was a von Humboldt Fellow at the Institut fuer Halbleitertechnik at the University, Stuttgart, Germany. He has worked in the fields of silicon-based heterojunctions, 3-D integration, SOI, optical interconnects, TFT’s, and organic light emitting diodes. Current research interests include silicon-germanium and related heterojunctions, SOI and 3-D integration, large-area electronics, flat panel displays, and organic semiconductors.

Dr. Sturm is a member of the American Physical Society and the Materials Research Society, and was a National Science Foundation Presidential Young Investigator. He has won over eight awards for teaching excellence from both Princeton University and the Keck Foundation. In 1996 and 1997, he was the technical program chair and general chair of the IEEE Device Research Conference. He served on the organizing committee of IEDM (1988–1992 and 1998–1999), having chaired both the solid-state device and detectors/sensors/display committees. He also has been a symposium organizer for the Materials Research Society and on the SOS/SOI, EMC, and several other conference committees.

Sigurd Wagner (SM’78–F’00) received the Ph.D. from the University of Vienna, Austria, in 1968, and came to the U.S. as a postdoctoral fellow at the Ohio State University, Columbus.

From 1970 to 1978, he was with Bell Telephone Laboratories, working on semiconductor memories and heterojunction solar cells, and from 1978 to 1980 he was Chief of the Photovoltaic Research Branch, Solar Energy Research Institute, Golden, CO. Since 1980, has been Professor of electrical engineering at Princeton University, Princeton, NJ, where he conducts a program on thin-film electronics with current emphasis on flexible electronics on novel processes for silicon thin-film transistors on plastic and sintered graphene on the direct print of plastic and steel, and on the development of device materials. He is helping to lay the groundwork for the new industry of macroelectronics by developing concepts, materials, devices, and processes for large-area electronics. He holds 11 patents and has published more than 350 papers.

Prof. Wagner is a Fellow of the American Physical Society and the Humboldt Foundation, and is a Corresponding Member of the Austrian Academy of Science.

Nan Yao received the Ph.D. degree in condensed matter physics/electron microscopy from Arizona State University, Tempe.

He is the Director of the Imaging and Analysis Center of the Princeton Materials Institute at Princeton University, Princeton, NJ. Prior coming to Princeton in 1993, he had worked in the Central Research Laboratories at Shell Development Company and Exxon Research and Engineering Company. His research has been focused on using advanced imaging and spectroscopy techniques to conduct fundamental studies of the structure-composition-processing-property relationships in advanced materials. He has over 90 refereed publications.

Dr. Yao is on the Editorial Board of the Journal of Microscopy Research and Technique, and has served as chair of three international symposia for the Microscopy Society of America and the Pittsburgh Conference.