Low Complexity Hardware Interleaver for MIMO-OFDM based Wireless LAN

Rizwan Asghar and Dake Liu
Dept. of Electrical Engineering, Linköping University
Linköping, Sweden
{rizwan, dake} @ isy.liu.se

Abstract—A low complexity hardware interleaver architecture is presented for MIMO-OFDM based Wireless LAN e.g. 802.11n. Novelty of the presented architecture is twofold; 1) Flexibility to choose interleaver implementation with different modulation scheme and different size for different spatial streams in a multi antenna system, 2) Complexity to compute on the fly interleaver address is reduce by using recursion and is supported by mathematical formulation. The proposed interleaver architecture is implemented on 65nm CMOS process and it consumes 0.035 mm² area. The proposed architecture supports high speed communication with maximum throughput of 900 Mbps at a clock rate of 225 MHz.

I. INTRODUCTION

Multiple data streams are transmitted in parallel using different antennas to increase the throughput and range in MIMO-OFDM based Wireless LAN. Newly introduced IEEE 802.11n standard [1] is the first wireless LAN standard based on MIMO-OFDM. Significant improvement in range-rate performance as compared to WLAN (IEEE-802.11-a/b/g) [2] and WiMAX (IEEE-802.16e) [3] makes MIMO-OFDM the ideal solution not only for wireless LAN, but also for home entertainment networks.

The performance of MIMO-OFDM is coupled with good interleaver design. Most of the literature available [4]–[9] covers the performance and evaluation of interleaver design for a high speed communication system, however few papers [10]–[12] focus on architecture design for high throughput. Among these, only [12] aims at the hardware architecture of interleaver for MIMO-OFDM Wireless LAN supporting multi antenna streams and all the rest of literature focus on WLAN or WiMAX.

The transmission in 802.11n can be distributed among four spatial streams as shown in Fig. 1. After encoding, a parser sends blocks of bits to different spatial streams with block size $N_{CBPS}$ being number of codes bits per sub-carrier. These bits are interleaved by a block interleaver (one for each spatial stream) to achieve the performance benefits from both spatial diversity and frequency diversity. Considering more than one spatial stream transmission, the interleaving address for one spatial stream is independent of other. Thus using four interleaver blocks in parallel the total interleaving can be considered as 3D memory block with more than one address generation units as shown in Fig 2. The challenge is to simplify the address computation for all blocks and at the same time meeting the high throughput requirements which is mandatory for MIMO-OFDM system. This paper presents the idea of transformation of basic interleaving equations to 2-dimensional equations and also introduces recursive computing to reduce the implementation complexity. In this paper, section III and IV present 2-dimensional transformation and further simplification steps for spatial and frequency interleaving. The architecture overview and implementation results are presented in section V and VI respectively followed by conclusion.
The set of eq. (1) – (3) provide the permuted address for the incoming data stream. A direct implementation of these permutation equations in hardware cannot be hardware efficient due to complexity of functions like floor function and modulo function. Next section provides the realization of basic interleaver functions as a single 2-dimensional function, to reach the hardware efficient solution.

III. 2D REPRESENTATION OF INTERLEAVER EQUATIONS FOR HARDWARE SIMPLICITY

Due to presence of floor function and modulo function in eq. (1) – (3), the algebraic derivation to find new expressions is not possible all the time. That is why we used to re-structure the equations by analysis so that the equations become hardware efficient. The verification of newly structured equations is done using MATLAB by comparing with the results from original equations.

One approach to achieve on the fly address computation for interleavers is through recursions. Eq. (1) and (2) provide the basic interleaver functionality for 802.11n, but they do not appear like a recursive expression. In the following sub-sections we try to represent the interleaver expressions as recursion to reduce the implementation complexity and at the same time avoid the use of hardware intensive components e.g. dividers, multipliers etc.

A. BPSK-QPSK Interleaver

The parameter $s$ is 1 for both BPSK and QPSK, as $N_{BPSK}$ is 1 and 2 for BPSK and QPSK respectively, both have the same basic interleaver function. Eq. (2) simplifies to $J_k = M_k$ for index $k$, and it can be written as:

$$J_k = \left( \frac{N}{d} \right) \times \left( k \% d \right) + \left\lfloor \frac{k}{d} \right\rfloor$$

(4)

In 802.11n standard, parameter $d$ is defined as the total number of columns $N_{COL}$ and parameter $N/d$ is used as total number of rows $N_{ROW}$, but we swap the column and row definition hereafter and take parameter $d$ as total number of rows and parameter $N/d$ is taken as total number of columns. The functionality still remains the same, with the benefit that it ends up with the recursive expression for all the modulation schemes. Further it also helps to reach the optimal hardware solution by avoiding use of multiplier for on the fly address computation. According to new definitions, the term $(k \% d)$ provides the behavior of row counter and the term $\left\lfloor \frac{k}{d} \right\rfloor$ provides the behavior of column counter. Thus we can introduce here two variables $i$ and $j$ as 2 dimensions for which $j$ increments when $i$ expires. The ranges for $i$ and $j$ are mentioned below:

$$i = 0, 1, ..., (d - 1) \text{ which satisfies against } k \text{ when } i = (k \% d)$$

(5)

$$j = 0, 1, ..., \left( \frac{N}{d} - 1 \right) \text{ which satisfies against } k \text{ when } j = \left\lfloor \frac{k}{d} \right\rfloor$$

(6)

Defining total number of columns as $C = N/d$, and writing in recursive way, Eq. (4) can be written as:

$$J_{i,j} = C \times i + j$$

(7)

or

$$J_{i(\text{mod}3),j} = J_{i,j} + C$$

(8)

To avoid the exception i.e. $i - 1 = -1$, for $i = 0$, and at the same time satisfy the algorithm requirement the above eq. can be re-written as:

$$J_{i,j} = \begin{cases} j & \text{; if } (i = 0) \\ J_{i-1,j} + C & \text{; otherwise} \end{cases}$$

(9)

Defining row counter $i$ as $R = C$, and column counter $j$ as $C$, the hardware for eq. (9) is shown in Fig.3a.

The case of BPSK and QPSK is the simplest one due to parameter $s=1$, and it does not carry any specific inter-row or inter-column permutation pattern. Therefore, we end up with relatively simple case; however, it provides the basis for analysis for 16-QAM and 64-QAM which are more complicated.

B. 16-QAM Interleaver

The parameter $s$ is 2 for 16-QAM, thus eq. (2) becomes:

$$J_k = 2 \times \left( \frac{N}{2} \right) \times \left( k \% d \right) + \left\lfloor \frac{k}{d} \right\rfloor \times \left\lfloor \frac{k}{2} \right\rfloor$$

(10)

As the interleaver construction for 16-QAM is not as simple as that of BPSK/QPSK, therefore an extra term $r_i^2$ appears in the above mentioned equation. This additional term is defined below and it provides the permutation pattern for $s=2$.

$$r_i^2 = \left( \left( 1 - (k \% 2) \right) \times \left( k \% 2 \right) \right) \left( 1 - \left( \frac{d \times M_k}{N} \right) \% 2 \right)$$

(11)

(12)

Considering the 2-dimensions $i$ and $j$ with ranges as mentioned in eq. (5) and (6), the behavior of term $k \% 2$ is same as that of $i \% 2$, when $i$ is the row counter. Eq. (11) can be written in 2D representation as follows:

$$J_{i,j} = \begin{cases} j & \text{; if } (i = 0) \\ J_{i-1,j} + C + r_i^2 & \text{; otherwise} \end{cases}$$

(13)

where

$$r_i^2 = \left( 1 - (k \% 2) \right) \times \left( 1 - (j \% 2) \right)$$

(14)

The above expression provides a sequence of $(+1,-1)$ for even columns and $(-1,+1)$ for odd columns. It can further be reduced to a smaller expression but using this form as it is, ends up with efficient hardware realization. The modulo terms can be implemented by using the LSB of row counter $R$, and column counter $C$. Generation of $(+1,-1)$ or $(+1,+1)$ sequence is achieved with the help of an XOR gate and an adder as shown in Fig. 3b.

C. 64-QAM Interleaver

The parameter $s$ is 3 for 64-QAM, thus eq. (2) becomes

$$J_k = 3 \times \left( \frac{N}{3} \right) \times \left( k \% d \right) + \left( \left( M_k + N \right) \times \left( \frac{d \times M_k}{N} \right) \% 2 \right)$$

(15)

This term involves modulo function $x \% 3$, which makes it more complicated to reach at some simplified mathematical expression. Again MATLAB appeared to be very useful for trying different structures supporting all block sizes in 64-QAM. We directly present here the new structure, similar to eq. (9) and (13) for 2-dimensions $i$ and $j$ with ranges as mentioned in eq. (5) and (6).

$$J_{i,j} = \begin{cases} j & \text{; if } (i = 0) \\ J_{i-1,j} + C + r_i^3 & \text{; otherwise} \end{cases}$$

(16)

Defining $i' = (i \% 3)$ and $j' = (j \% 3)$, $r_i^3$ is given by:
The term $r_{ij}^s$ provides the inter-row and inter-column permutation for $s=3$ against row counter $i$ and column counter $j$. The expression for $r_{ij}^s$ looks very long and complicated but eventually, we get a hardware efficient solution as the terms inside braces are easier to generate through a very small lookup table.

We can describe the recursive expression for interleaver in a generic way for all modulation schemes as mentioned below:

$$J_{i,j} = \begin{cases} j & \text{if } i = 0 \\ J_{(i-1),j} + C + r_{ij}^s & \text{otherwise} \end{cases}$$

(18)

Where parameter $s$ distinguishes for different modulation schemes. For BPSK/QPSK, $r_{ij}^s = 0$, and for 16-QAM and 64-QAM, $r_{ij}^s$ and $r_{ij}^s$ is given by eq. (14) and (17) respectively. The hardware realization supporting all modulation schemes is shown in Fig. 4a.

### IV. FREQUENCY ROTATION

The frequency rotation applies when there are more than one spatial streams. The expression for frequency rotation is given as eq. (3) where $N_{ROT}$ is the parameter which defines different rotation for 20 MHz and 40 MHz case. The frequency rotation also depends on index of the spatial stream i.e. $i_{ss}$ thus each spatial stream faces different frequency rotation. We define $J_{ROT}$ as the term providing the rotation in eq. (3).

$$J_{ROT} = \left( \left( \left( i_{ss} - 1 \right) \times 2 \right) \times 3 + 3 \times \left( i_{ss} - 1 \right) \right) \times N_{ROT} \times N_{BPSCS}$$

(19)

Therefore

$$R_k = \left( J_k - J_{ROT} \right) \times N$$

(20)

The range for the term $(J_k - J_{ROT})$ can go larger than $2N$ thus direct implementation cannot be low cost. However analyzing the two terms $[J_k \% N]$ and $[-J_{ROT} \% N]$ separately, the second term provides the starting point for computing the rotation $R_k$ as $J_k$ or $(J_{ij}) = 0 \text{ for } k=0 \text{ or } (i=0, j=0)$. As the rotation is fixed for a specific spatial stream, thus the starting value $[R_k = -J_{ROT} \% N]$ also holds for the later computations. Eq. (20) can be written as:

$$J_{ij}^{ss} \equiv R_k = \left( J_k + r_{ss} \right) \times N$$

(21)

Here $J_{ij}^{ss}$ is the final address against row index $i$, column index $j$ and spatial stream index $i_{ss}$. The starting values $r_{ss}$ for all the modulation schemes with different spatial stream index $i_{ss}$ for 802.11n standard are provided in Table 1. It is also noted that $r_{ss} < N$ for all the cases which depicts that the term $(J_k + r_{ss})$ cannot be larger than $2N$. Therefore using a small look up table which provides the starting value $r_{ss}$, the rotation can be computed by using two adders with a compare and select logic as shown in Fig. 4b.

### V. MULTI-STREAM INTERLEAVER STRUCTURE

We call the basic interleaver address generation block shown in Fig. 4a as Basic Block (BB) and the frequency rotation block as shown in Fig. 4b as Auxiliary Block (AB). Both these blocks combine to form a complete address generation circuit for one spatial stream. A quad stream implementation may require 4 times the replication of complete address generation circuits shown in Fig. 4, but looking at all the mandatory and optional combinations for different spatial streams, maximum types of modulation schemes needed are 3. Thus the design can be optimized by using 3 basic blocks and 3 auxiliary blocks, still providing address for 4 spatial streams. The complete hardware for quad stream interleaver is shown in Fig. 5.

**Table 1. Starting Value ($r_{ss}$) for Frequency Rotation for Different Spatial Streams in 802.11n**

<table>
<thead>
<tr>
<th>Modulation Scheme</th>
<th>Stream Index ($i_{ss}$)</th>
<th>(20 MHz) $N_{ROT}=13; C=13$</th>
<th>(40 MHz) $N_{ROT}=29; C=18$</th>
</tr>
</thead>
<tbody>
<tr>
<td>BPSK (N_{BPSCS}=1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>52</td>
<td>108</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>52</td>
<td>108</td>
<td>79</td>
</tr>
<tr>
<td>3</td>
<td>52</td>
<td>19</td>
<td>21</td>
</tr>
<tr>
<td>QPSK (N_{BPSCS}=2)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>104</td>
<td>216</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>104</td>
<td>216</td>
<td>158</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>432</td>
<td>0</td>
</tr>
<tr>
<td>16-QAM (N_{BPSCS}=4)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>208</td>
<td>432</td>
<td>200</td>
</tr>
<tr>
<td>2</td>
<td>208</td>
<td>432</td>
<td>316</td>
</tr>
<tr>
<td>3</td>
<td>208</td>
<td>432</td>
<td>84</td>
</tr>
<tr>
<td>64-QAM (N_{BPSCS}=6)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>312</td>
<td>648</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>312</td>
<td>648</td>
<td>300</td>
</tr>
<tr>
<td>3</td>
<td>312</td>
<td>648</td>
<td>126</td>
</tr>
</tbody>
</table>
In order to control the sequence of memory read and write for interleaver or de-interleaver a small controller having just three states is used. The state diagram for the control FSM is shown in Fig. 6. This control FSM also provides the frame synchronization with external world to start and finish the frame.

VI. IMPLEMENTATION

Based on the proposed multi stream hardware interleaver for 802.11n shown in Fig. 5, we implemented the hardware in 65nm standard CMOS technology to assess the area consumption and to properly estimate the throughput. Four memory cores with size 648x6bit are used in the design to support the maximum block size of 2592 and soft bit processing in the decoder up to 6 bits. The corresponding implementation results for our design are summarized in Table 2 along with comparison with reference design [12]. The address generation (ADG) core includes the computing core, the control FSM and LUT block. Proposed multi stream (de) interleaver architecture occupies 0.035 mm² including memory and the chip layout is shown in Fig. 7.

The design can run at 225 MHz, and consumes 4mW power in total. Having 4 bit parallel processing for 4 spatial streams, the throughput can reach up to 900 Mbps. Proposed design does not incorporate any specific pipelining, thus performance and hence throughput can also be increased by adding pipeline stages. The throughput can also be increased by just adding the memory in parallel and keeping the same HW for address generation, e.g. to have the throughput of 2.7Gbps we need to just increase the memory by 3 times. However, this will increase the total power consumption of the circuit, thus a tradeoff between power consumption and throughput applies. A direct comparison of silicon cost with reference design cannot be made due to different target technology and different level of parallelism. However, using simple estimate of area cost of our design for a throughput of 2.7Gbps we need to just increase the memory by 8 times lower than the reference design.

VII. CONCLUSION

This paper presents a low cost solution for interleaver implementation for MIMO-OFDM based Wireless LAN communication like 802.11n. It is flexible enough to support other interleaver implementations like WLAN (802.11a/b/g) and WiMAX (802.16e). Use of recursion for on the fly address computation with proper estimate the throughput. Four memory cores with size 648x6bit are used in the design to support the maximum block size of 2592 and soft bit processing in the decoder up to 6 bits. The corresponding implementation results for our design are summarized in Table 2 along with comparison with reference design [12]. The address generation (ADG) core includes the computing core, the control FSM and LUT block. Proposed multi stream (de) interleaver architecture occupies 0.035 mm² including memory and the chip layout is shown in Fig. 7. This control FSM also provides the frame synchronization with external world to start and finish the frame.

The design can run at 225 MHz, and consumes 4mW power in total. Having 4 bit parallel processing for 4 spatial streams, the throughput can reach up to 900 Mbps. Proposed design does not incorporate any specific pipelining, thus performance and hence throughput can also be increased by adding pipeline stages. The throughput can also be increased by just adding the memory in parallel and keeping the same HW for address generation, e.g. to have the throughput of 2.7Gbps we need to just increase the memory by 3 times. However, this will increase the total power consumption of the circuit, thus a tradeoff between power consumption and throughput applies. A direct comparison of silicon cost with reference design cannot be made due to different target technology and different level of parallelism. However, using simple estimate of area cost of our design for a throughput of 2.7Gbps we need to just increase the memory by 8 times lower than the reference design.

VII. CONCLUSION

This paper presents a low cost solution for interleaver implementation for MIMO-OFDM based Wireless LAN communication like 802.11n. It is flexible enough to support other interleaver implementations like WLAN (802.11a/b/g) and WiMAX (802.16e). Use of recursion for on the fly address computation with minimal hardware usage has provided the basis to achieve low silicon cost solution. Proposed architecture also facilitates to increase the throughput by increasing memory size or adding pipeline stages, which makes it a suitable choice for any high speed MIMO-OFDM based Wireless Communication.

REFERENCES


TABLE 2. IMPLEMENTATION RESULTS AND COMPARISON

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Ref. Design [12]</th>
<th>This Design</th>
</tr>
</thead>
<tbody>
<tr>
<td>Target Technology</td>
<td>0.18µm</td>
<td>65 nm</td>
</tr>
<tr>
<td>Parallellism</td>
<td>24bit parallel</td>
<td>4 bit parallel</td>
</tr>
<tr>
<td>Clock Rate</td>
<td>200 MHz</td>
<td>225 MHz</td>
</tr>
<tr>
<td>Throughput</td>
<td>2.4 Gbps</td>
<td>900 Mbps</td>
</tr>
<tr>
<td>Pipelined</td>
<td>YES</td>
<td>NO</td>
</tr>
<tr>
<td>Memory Configuration</td>
<td>24 b x 6 x 12</td>
<td>36 b x 108 x 8</td>
</tr>
<tr>
<td>Total Memory</td>
<td>~32.8 Kbit</td>
<td>~15.6 Kbit</td>
</tr>
<tr>
<td>Memory Area</td>
<td>564587 µm²</td>
<td>25136 µm²</td>
</tr>
<tr>
<td>ADG Core / Logic Area</td>
<td>168658 µm²</td>
<td>9690 µm²</td>
</tr>
<tr>
<td>Total Area</td>
<td>733245 µm²</td>
<td>34824 µm²</td>
</tr>
<tr>
<td>Power Consumption</td>
<td>- -</td>
<td>4 mW</td>
</tr>
</tbody>
</table>


