

## A New Multilevel Inverter with Reduced Number of Switches

Gnana Prakash M, Balamurugan M, Umashankar S  
School of Electrical Engineering, VIT University, Vellore, India

---

### Article Info

#### Article history:

Received Apr 10, 2014

Revised May 15, 2014

Accepted May 27, 2014

---

#### Keyword:

FFT

MLI

Multilevel inverter

PWM

THD

---

### ABSTRACT

In recent day's Multilevel inverter (MLI) technologies become an incredibly main choice in the area of high power medium voltage energy control. Though multilevel inverter has a number of advantages it has drawbacks in the vein of higher levels because of using more number of semiconductor switches. This may lead to vast size and price of the inverter is very high. So in order to overcome this problem the new multilevel inverter is proposed with reduced number of switches. The proposed method is well suited for a high power application and it is built with three Dc sources and six switches. Multi carrier pwm technique is used for sine wave generation. The results are validated through the harmonic spectrum of the FFT window by using Matlab/simulink. The result of the proposed MLI is compared with the conventional MLI and other seven level existing topologies.

Copyright © 2014 Institute of Advanced Engineering and Science.  
All rights reserved.

---

### Corresponding Author:

Gnana Prakash M,  
School of Electrical Engineering,  
VIT University,  
Vellore 632014, India.  
Email: gnanagst@gmail.com

---

## 1. INTRODUCTION

In recent days MLI has drawn large interest in high power industry. They present a latest set of aspects to facilitate and utilized in reactive power compensation [3]. The unique arrangement of multilevel voltage source inverters allow them to achieve high voltages with the low harmonics not including the utilization of transformers or series connected synchronized switching devices [9].

The Diode clamped, Flying capacitor, Cascaded H-bridge inverter are the three main different multilevel inverter structures which are used in industrial applications with separate dc sources. In flying capacitor and diode-clamped inverter there is a problem of capacitor voltage balancing and this problem is overcome in cascaded H-bridge inverter [4]-[7].

Conventional cascaded seven level multilevel inverter require twelve switches and three dc sources separately [8]. The main drawback in Conventional cascaded is that when levels are increasing it requires more number of semiconductor switches. As a result some alternations are to be made in order to reduce the size and switch of the inverter. The next topology is made with three sources and nine switches and it yields the stair case waveform with the reduced total harmonic distortion compared to conventional multilevel inverter [1].

Then the next topology is further reduced for two switches then it consists of three dc sources and seven switches where the harmonics are reduced [2]. Again the seven level inverter is reduced with one switch but it also leads to increase in one of the dc sources so the topology is made of four dc sources and six switches [6]. But increase in one dc source is considered as one of the drawbacks of this circuit. By analysing the advantages and drawbacks of the existing topologies. The new topology is proposed and discussed in this paper which overcomes the drawbacks of the existing topologies.

The proposed topology is designed with three dc sources and six switches and also it consists of some additional features like minimum number of switches conducting at a specific interval of time, Further the multicarrier pwm method [5].

**2. EXISTING TOPOLOGIES**

**2.1. Seven Level Nine Switch MLI Topology**

This topology is designed with five switches and three dc sources along with one H-bridge consists of four switches which is used for polarity reversal to produce three positive and three negative and one zero voltage level which is shown in Figure 1. The switching pattern of the seven level nine switch topology is shown in Table 1.




Figure 1. Configuration of seven level nine switch Topology

Table 1. Switching Pattern for seven levels nine switch topology

| S.No | Switches state |     |     |     |    | Output voltage |
|------|----------------|-----|-----|-----|----|----------------|
|      | S1             | S2  | S7  | S8  | S9 |                |
| 1    | Off            | On  | On  | Off | On | Vdc            |
| 2    | Off            | On  | Off | On  | On | 2Vdc           |
| 3    | On             | Off | Off | On  | On | 3Vdc           |

**2.2. Seven Level Seven Switch MLI Topology**

Seven Level Seven Switch is designed with one H-bridge inverter along with three switches and three dc sources has shown in Figure 2. Switches S1, S2, S3, S4 are used for polarity reversal for generating the waveforms in positive and negative cycles. Switches S5, S6, S7 are used for generating the voltage levels upto 3Vdc. The switching configuration of this topology is shown in Table 2.




Figure 2. Configuration of seven level seven switch Topology

Table 2. Switching Pattern for seven levels nine switch topology

| S.No | Switches state |     |     | Output voltage |
|------|----------------|-----|-----|----------------|
|      | S5             | S6  | S7  |                |
| 1    | Off            | On  | On  | Vdc            |
| 2    | Off            | On  | Off | 2Vdc           |
| 3    | On             | Off | Off | 3Vdc           |

### 2.3. Seven level six switch with four dc sources MLI Topology

This structure is designed with six switches without H-bridge and four dc sources is used. Switches S6, S7 are used for generating the pulses in positive and negative sequences and the switch S1 is connected to the load it is used only when all the switches are open to produce zero voltage level. Switch S2, S3, S4 are used to generate the levels Vdc, 2Vdc and 3Vdc in both the positive and the negative levels. The circuit arrangement is shown in Figure 3. The switching topology of seven level six switches is shown in Table 3.




Figure 3. Configuration of 7 level 6 switch Topology

Table 3. Switching Pattern for seven level six switch topology

| S.No | Switches state |     |     |     |     |     | Output voltage |
|------|----------------|-----|-----|-----|-----|-----|----------------|
|      | S1             | S2  | S3  | S4  | S5  | S6  |                |
| 1    | Off            | Off | Off | On  | On  | Off | Vdc            |
| 2    | Off            | Off | On  | Off | On  | Off | 2Vdc           |
| 3    | Off            | On  | Off | Off | On  | Off | 3Vdc           |
| 4    | On             | Off | Off | Off | Off | Off | 0              |
| 5    | Off            | On  | Off | Off | Off | On  | -Vdc           |
| 6    | Off            | Off | On  | Off | Off | On  | -2Vdc          |
| 7    | Off            | Off | Off | On  | Off | On  | -3Vdc          |

### 3. PROPOSED TOPOLOGY

The proposed topology is simple in design and compared to the existing topologies, it consists of three dc sources and six switches. It also have additional features like only two switches conducting at an interval of time. Two switches used for polarity reversal and the remaining four switches used for waveform generation.

The generalized expression for the number of switches and the number of dc sources for the proposed topology is given by:

$$N = (2 * V - 5)$$

Where N= number of levels and V= number of switches.

$$N = (2 * S + 1)$$

Where S=number of dc voltage sources.

Figure 4 shows the circuit arrangement of proposed topology which consists of six switches and the resistive load is used. Switches S4&S6 are used for reversal polarity and the remaining switches are used to generate the levels in both positive and negative sides to produce the desired seven level waveforms. The switching sequence is displayed in Table 4.




Figure 4. Configuration of seven level six switch Proposed Topology

Table 4. Switching Pattern for seven level six switch topology

| S.No | Switches state |     |     |     |     |     | Output voltage |
|------|----------------|-----|-----|-----|-----|-----|----------------|
|      | S1             | S2  | S3  | S4  | S5  | S6  |                |
| 1    | Off            | On  | Off | Off | Off | On  | Vdc            |
| 2    | On             | Off | Off | Off | Off | On  | 2Vdc           |
| 3    | Off            | Off | On  | Off | Off | On  | 3Vdc           |
| 4    | Off            | Off | Off | Off | Off | Off | 0              |
| 5    | On             | Off | Off | On  | Off | Off | -Vdc           |
| 6    | Off            | On  | Off | On  | Off | Off | -2Vdc          |
| 7    | Off            | Off | Off | On  | On  | Off | -3Vdc          |

#### 4. PWM TECHNIQUES

The modulation technique used in this paper is level shifted modulation. Phase shifted modulation is not used because it generates more harmonics. In level shifted modulation there are four techniques phase disposition, phase opposition disposition, alternative phase opposition disposition, inverted phase disposition. Out of these four two techniques are discussed here.

##### 4.1. Alternative Phase opposition Disposition (APOD)

Every carrier (triangular) waveforms is inverted with the next triangular waveform and it is intersected with the sinusoidal waveform. The above explanation is diagrammatically shown in figure5.




Figure 5. Alternative Phase opposition disposition PWM

##### 4.2. Inverted Phase Disposition (IPD)

All the six triangular wave forms are inverted and it is intersected with the sinusoidal wave form it is shown in Figure 6.

When the sinusoidal wave is higher than all the 6 carrier waveforms pulses are generated in upper sequence and the sinusoidal signal is lower than all the 6 carrier waveforms pulses are generated in the lower sequence. Zero level is produced when the sinusoidal signal is lesser than lower carrier waves and it is bigger than higher carrier waveforms.




Figure 6. Inverted Phase Opposition disposition PWM

## 5. SIMULATION RESULTS

The simulation diagram of the proposed inverter is shown in Figure 7. All the switches used in this circuit are MOSFET. The switches S4 and S6 are bidirectional and the remaining switches are unidirectional and the resistive load is taken as 10ohms. The dc source voltage is taken as 10V. The circuit used for generating the pulses is shown in Figure 7.




Figure 7. Simulation diagram for Proposed 7 Level MLI

The circuit is designed in Matlab/simulink and the generation of pulses has been made by comparing every carrier wave with the sine wave and the resultant pulses has been given to the appropriate switches to produce the seven level staircase waveform. The waveforms of the voltage and the current is shown in Figure 9. Figure 8 shows how the pulses are generated and the appropriate pulses is given to the respective switches. Here the switch S2 has been given with the pulses of +Vdc and -2Vdc and the switch S1 requires 2Vdc and -Vdc and the switch S3 needs 3Vdc and the switch S5 needs -3Vdc. Switches S6 requires positive polarity and the switch s4 needs negative polarity and the basic logic gates like AND, OR, NOT are used for comparing the carrier signals to produce the desired levels for the switches.




Figure 8. Pulse generation circuit for Proposed Seven level MLI




Figure 9. Output Voltage and Current Waveform of proposed MLI

The total harmonic distortion of APOD, IPD PWM scheme is view through the FFT window and it shown below. The comparison table has been created for total harmonic distortion and the voltage stress to show that the proposed topology is better when compared to the existing topologies.




Figure 10. FFT Analysis of proposed topology using APOD




Figure 11. FFT Analysis of proposed topology using IPD

Table 5. Comparison of THD Content

| PWM Technique | Symmetric conventional 7level MLI (%) | Asymmetric cascaded 7level MLI (%) | 7level 9 switch (%) MLI | 7level, 7switch (%) MLI | 7level, 6switch (%) MLI | 7level, 5switch (%) MLI | Proposed 6 switch 7level (%) MLI |
|---------------|---------------------------------------|------------------------------------|-------------------------|-------------------------|-------------------------|-------------------------|----------------------------------|
| APOD          | 22.46                                 | 19.42                              | -                       | -                       | 18.52                   | 18.4                    | 18.18                            |
| IPD           | -                                     | -                                  | -                       | -                       | -                       | -                       | 17.99                            |

Table 6. Comparison of Voltage Stress across Switches

| Parameter                     | Conventional CMLI | 9switches 7level MLI | 7switches 7level MLI | 6switches 7level MLI | 5switches 7level MLI | Proposed Topology 6switches 7level MLI |
|-------------------------------|-------------------|----------------------|----------------------|----------------------|----------------------|--|
| Voltage Stress (all switches) | 5V                | 11V(S5)              | 6V(S3)               | 3.33V(S3)            | 3.33V(S3)            | 2V(S3&S1)                              |
|                               |                   | 10V(S6)              | 6V(S2)               | 13.3V(S2)            | 13.3V(S2)            | 19V(S5)                                |
|                               |                   | 2V(S7)<br>10V(S8&S9) | 18V(S1)              | 23.3V(S1)            | 23.3V(S1)            | 9V(S6)                                 |

Table 7. Comparison of the components of proposed multilevel inverter with the existing topologies

| In-built structure   | Flying capacitor | Diode clamped | Cascaded 7level | 7level, 9switch | 7level, 7switch | 7level, 6switch | 7level, 5switch | Proposed 7level, 6switch |
|----------------------|------------------|---------------|-----------------|-----------------|-----------------|-----------------|-----------------|--------------------------|
| Number of capacitor  | 14               | 6             | -               | -               | -               | -               | -               | -                        |
| Number of diodes     | -                | >=8           | -               | -               | -               | -               | -               | -                        |
| Number of switches   | 10               | 10            | 12              | 9               | 7               | 6               | 5               | 6                        |
| Number of dc sources | -                | -             | 3               | 3               | 3               | 4               | 4               | 3                        |

## 6. CONCLUSION

A new topology for seven level multilevel inverter is proposed in this paper and the simulations are done in Matlab/simulink. The simulation results are matched with the conventional seven level inverter with the reduction in THD. And the inverted phase opposition disposition method produce reduction in the harmonic distortion compared to the conventional topologies.

## REFERENCES

- [1] TVVS Lakshmi, Noby George, Nanditha Sundaresan, Harisankar MA, Umashankar S. *Cascaded seven level inverter with reduced number of switches using level shifting PWM technique*. International Conference on Power, Energy and Control (ICPEC) .
- [2] Jacob James Nedumgatt, Vijayakumar D, A Kirubakaran, Umashankar S. *A Multilevel Inverter with Reduced Number of Switches*. IEEE Students' Conference on Electrical, Electronics and Computer Science. 2012.
- [3] Ebrahim Babaei. A Cascade Multilevel Converter Topology With Reduced Number of Switches. *IEEE Trans. on Power electronics*. 2008; 23(6): 2657-2664.
- [4] Shahrin Md Ayob. NonSinusoidal PWM Method for Cascaded Multilevel Inverter. *TELKOMNIKA*. 2012; 10(4): 670-679.
- [5] D Mohan, Sreejith B Kurub. *Performance analysis of SPWM control strategies using 13 level cascaded MLI*. IEEE international conference on advances in engineering science & management (ICAESM). 2012.
- [6] Rokan Ali Ahmed, S Mekhilef, Hew Wooi Ping. *New multilevel inverter topology with reduced number of switches*. Proceedings of the 14th International Middle East Power Systems Conference (MEPCON'10). Cairo University, Egypt. 2010; 19-21.
- [7] R Naveen Kumar. Energy Management system for Hybrid RES with Hybrid Cascaded Multilevel inverter. *International Journal of Electrical and Computer Engineering (IJECE)*. 2014; 4(1): 24~30.
- [8] OL Jimenez, RA Vargas, J Aguayo, JE Arau, G Vela, A Claudio. *THD in cascaded multi-level inverters symmetric & asymmetric*. Electronics, Robotics & automotive mechanics conference. 2011.
- [9] P Palanivel, SS Dash. Analysis of THD and output voltage performance for CMLI using carrier PWM. *IET Power Electronics*. 2011.
- [10] D Zhang, et al. *Common Mode Circulating Current Control of Interleaved Three-Phase Two-Level Voltage-Source Converters with Discontinuous Space-Vector Modulation*. *IEEE Energy Conversion Congress and Exposition*. 2009; 1-6: 3906-3912.

## BIOGRAPHIES OF AUTHORS



Gnaa Prakash.M was born in Vellore, Tamilnadu. Currently he is pursuing Master's Degree in Power Electronics at VIT University, Vellore. He received his Bachelor Degree in Electrical and Electronics Engineering in the year 2005 at C.Abdul Hakeem college of Engineering and Technology affiliated to Anna University, Chennai. His research interests are cascaded multilevel Inverter, Power Electronics Application in Drives and Electrical machines.



Balamurugan.M was born in Vellore, Tamilnadu. Currently he is pursuing Master's Degree in Power Electronics at VIT University, Vellore. He received his Bachelor Degree in Electrical and Electronics Engineering in the year 2012 at C.Abdul Hakeem college of Engineering and Technology affiliated to Anna University, Chennai. His research interests are cascaded multilevel Inverter, Power Electronics application in Renewable energy systems.



Umashankar.S received B.E. Degree in Electrical and Electronics Engineering from Govt. College of Technology, Coimbatore in the year 2001 and M. Tech., Degree and PhD in Power Electronics from VIT University, Vellore in the year 2004 and 2013 respectively. Currently he is working as Associate Professor in the School of Electrical Engineering at VIT University, Vellore. He worked as Asst. Professor-Senior, Senior R&D Engineer and Senior Application Engineer in the power electronics, renewable Energy and electrical drives field for more than 10 years. He has been one of the Editorial Board members in International journal of electronics, communication and electrical engineering and reviewer in reputed journal publications like Elsevier, IEEE and IET. He has published/presented 78 papers in national and international journals/conferences. He also co-authored/co-edited 9 books/chapters and 9 technical articles on power electronics applications in renewable energy and allied areas. His current areas of research activities include power electronics applications in wind and solar energy, electrical drives and control, smart grid and power quality.