# TWO-OPERAND ADDITION 

## Chapter two...

## What's the Deal?

$\square$ All we want to do is add up a couple numbers...

- Chapter one tells us that we can add signed numbers just by adding the mapped positive bit vectors $\left(Z_{R}=\left(X_{R}+Y_{R}\right) \bmod C\right)$

$$
x+y+c_{\text {in }}=2^{n} c_{\text {out }}+s
$$



$$
s=\left(x+y+c_{\text {in }}\right) \bmod 2^{n}
$$

$$
\begin{aligned}
c_{\text {out }} & = \begin{cases}1 \text { if }\left(x+y+c_{\text {in }}\right) \geq 2^{n} \\
0 \text { otherwise }\end{cases} \\
& =\left\lfloor\left(x+y+c_{\text {in }}\right) / 2^{n}\right\rfloor
\end{aligned}
$$

## Adder Bits

Half Adder


| $A$ | $B$ | $C_{\text {out }}$ | $S$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 |  |  |
| 0 | 1 |  |  |
| 1 | 0 |  |  |
| 1 | 1 |  |  |

Full Adder
$S=$
$C_{\text {out }}=$
Cout

| $A$ | $B$ | $C_{\text {in }}$ | $C_{\text {out }}$ | $S$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 |  |  |
| 0 | 0 | 1 |  |  |
| 0 | 1 | 0 |  |  |
| 0 | 1 | 1 |  |  |
| 1 | 0 | 0 |  |  |
| 1 | 0 | 1 |  |  |
| 1 | 1 | 0 |  |  |
| 1 | 1 | 1 |  |  |

## Adder Bits

Half Adder
$S=A \oplus B$
$C_{\text {out }}=A \wedge B$

| $A$ | $B$ | $C_{\text {out }}$ | $S$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

Full Adder
$S=A \oplus B \oplus C_{\text {in }}$
$C_{\text {out }}=M A J\left(A, B, C_{\text {in }}\right)$


| $A$ | $B$ | $C_{\text {in }}$ | $C_{\text {out }}$ | $S$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

## Big Problem (for speed)

## $\square$ Carry generation!

- Carry at $i$ depends on $j \leq i$
$\square$ Non-trivial to do fast - lots of inputs...



## Fast Adders

The primary objective is to speed up the generation of the carries!

- Carry Propagate Adders -
- Produce an answer in conventional fixed-radix NRS
- Carry Save and Signed Digit adders -
- Avoid carry propagation by producing sums in redundant notations
- Hybrid Adders
- Combine as many schemes as make sense...


## Carry-Propagate Adders

$\square$ Carry-Ripple
$\square$ Switched Carry-Ripple (Manchester Carry)
$\square$ Carry-Skip
Carry-Lookahead
Prefix Adders (Tree Adders)
$\square$ Carry-Select (Conditional Sum)
$\square$ Carry-Completion Sensing (self-timed)

## Redundant Adders

$\square$ Carry-Save
$\square$ Signed Digit

## Basic Carry-Ripple Adder (CRA)



Figure 2.4: Carry-ripple adder.

$$
T_{C R A}=(n-1) t_{c}+\max \left(t_{c}, t_{s}\right)
$$

## Adder Bits (gates)


(b)


## Adder Performance



$$
\begin{gathered}
T_{C R A}=(n-1) t_{c}+\max \left(t_{c}, t_{s}\right) \\
T_{C R A}=t_{x o r}+2_{(n-1)} t_{N A N D}+\max \left(2 t_{N A N D}, t_{X O R}\right)
\end{gathered}
$$

## Adder Performance

$\square$ Most standard cell libraries have a
Full Adder cell as a single cell

- Implements Full Adder function directly in nmos and pmos transistors
- Delays should be smaller...


## Adder Bits (CMOS)

$$
\begin{aligned}
& S=A \oplus B \oplus C \quad \text { Brute Force circuit... } \\
& C_{\text {out }}=\operatorname{MAJ}(A, B, C)
\end{aligned}
$$

## Mirror Adder

## - Factor S in terms of $\mathrm{C}_{\text {out }}$

$\mathrm{S}=\mathrm{ABC}+(\mathrm{A}+\mathrm{B}+\mathrm{C})\left(\sim \mathrm{C}_{\text {out }}\right)$

- Critical path is usually $\mathrm{C}_{\text {in }}$ to $\mathrm{C}_{\text {out }}$ in ripple adder



## Connect for carry-ripple adder



Inversions...

- Critical path passes through majority gate
- Built from minority + inverter
- Eliminate inverter and use inverting full adder



## Mirror Adder



## Build a faster circuit?

- Truth Table

| A | $\mathbf{B}$ | $\mathbf{C}$ | Sum | Carry |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



- When $\boldsymbol{A} \oplus \boldsymbol{B}=0, \mathrm{SUM}=\boldsymbol{C}$, and Carry $=\boldsymbol{B}$.
- When $\boldsymbol{A} \oplus \boldsymbol{B}=1$, $\mathrm{SUM}=\overline{\boldsymbol{C}}$, and Carry $=\boldsymbol{C}$.
- Using the 6T XOR, this full adder uses 18T.


## Build a faster circuit?

## - Complementary Pass Transistor Logic

 (CPL)- Slightly faster, but more area


Figures from David Harris...

## Build a faster circuit?

## - Dual-rail domino

- Very fast, but large and power hungry
- Used in very fast multipliers



## Build a faster carry chain?

$\square$ Manchester Carry Chain

- Use transmission gates to make carry "wire"


Manchester Carry control


## MCC

Switch-Logic:

- Implement propagate with pass gate
- Implement kill with a pull down transistor
- Implement generate with a pull up transistor


To reduce the logic needed, and the capacitance on the carry chain use precharge switch logic. Precharge the output high, and pull it low if needed. The inputs to the gate can be outputs from other domino gates (Carry is a monotonic function of $\mathrm{P}, \mathrm{C}, \mathrm{K}^{1}$


1. Need to be careful, since we will use a inverter to buffer the output before we use it. That is the reason that the switch logic is generating C_b and not C . Switching G and K will generate C directly.

## Manchester Carry Chain



## MCC

The carry chain is only part of the adder. You need to generate the P, G signals that the adder needs and to generate the sum at the end. In addition to the carry chain, each bit cell needs the following gates:



- The gates that generate $P, G, K$ can be precharge gates, since the inputs are usually stable signals. This means that P, G, K can be domino _v signals, and can drive the domino carry chain
- The final EXOR must be a static gate since it is not a monotonic function of its inputs, and its inputs will be _v signals.


## Manchester Carry Delay

$$
T_{S R A}=t_{s w}+(n-1) t_{p}+(n / m) t_{b u f}+t_{s}
$$$t_{\text {sw }}$ is time to set all switches

$\square t_{\mathrm{p}}$ is time to propagate through a switch
$\square t_{\text {buf }}$ is a buffer - need restoring buffer every $m$ bits
$\square t_{\mathrm{s}}$ computes the sum based on the carries
This works well if $t_{p}$ is small...

## Timing of MCC

The good news is there is not a gate between stages.
The bad news is that the number of series transistors increases with the number of stages, so the delay will grow like $\mathrm{n}^{2}$


- Capacitance per stage (assuming all 4:2 devices, no diff sharing)

3 ndiff + pdiff $+\mathrm{Cg}+$ inv + bit-width of wire $=12 \mathrm{fF}+4 \mathrm{fF}+4 \mathrm{fF}+8 \mathrm{fF}+8 \mathrm{fF}(30)$ $=36 \mathrm{fF}$

- Resistance per-stage is 6.5 K , so the delay is approximately $.12 \mathrm{~ns}^{*} \mathrm{n}^{2},\left(\mathrm{RCn}^{2} / 2\right)$ where n is the number of stages directly tied together.


## Sizing MCC

Critical path is through the pass chain. Try to reduce this delay:

- Make $P$ and $G$ transistors $4 x$ larger, and share diffusion ${ }^{1}$

- Capacitance per stage:

2ndiff $(16 \lambda)+$ pdiff $+\mathrm{Cg}+$ inv + bit-width of wire $=32 \mathrm{fF}+4 \mathrm{fF}+16 \mathrm{fF}+8 \mathrm{fF}+8 \mathrm{fF}$ (30) $=68 \mathrm{fF}$

- Resistance per-stage is 1.6 K , delay is 0.054 ns * $\mathrm{n}^{2}$.

1. Make G larger since it does not hurt (diffusion is shared, and since it will be important in faster adders)

## Sizing MCC

To limit the effect of the $\mathrm{n}^{2}$ term, break carry chain into sections.

- Each section is about 4 stages long ( 3 stages might be better)
- Between sections the carry is buffered.

- The buffering makes the delay linear with the number of bits
- But the carry stills needs to flow through all the carry chains.


## Buffered Carry Chains

What is the 'right' number of stages?


Assume first transistor is $8 \times \mathrm{min}$, and final inverter is minimum
Delay is the inverter delay (Cout rising) plus the delay of the chain including the resistance of the initial $8 x$ transistor.

## Timing MCC

| Stages | Total <br> Delay | Delay <br> per bit |
| :---: | :---: | :---: |
| 1 | 0.61 | 0.61 |
| 2 | 0.82 | 0.42 |
| 3 | 1.15 | 0.38 |
| 4 | 1.58 | 0.39 |
| 5 | 2.12 | 0.42 |
| 6 | 2.77 | 0.46 |



So for these sizing, the optimal number in a stage is around 4 , and the average delay per bit is around 0.4 ns . This is not optimally sized (pMOS in final inverter should be larger) but it is probably close.

## Layout of MCC

Layout of a Manchester adder is not too bad, even with groups:

| $P, G$ gen $\uparrow$ | $C \uparrow$ | $X O R \uparrow$ |
| :--- | :--- | :--- |
| $P, G$ gen $\downarrow$ | $C \uparrow$ | XOR $\downarrow$ |
| $P, G$ gen $\uparrow$ | $C \uparrow$ | XOR $\uparrow$ |
| $P, G$ gen $\downarrow$ | $C^{*} \uparrow$ | XOR $\downarrow$ |
| $P, G$ gen $\uparrow$ | $C \uparrow$ | XOR $\uparrow$ |
| $P, G$ gen $\downarrow$ | $C \uparrow$ | XOR $\downarrow$ |
| $P, G$ gen $\uparrow$ | $C \uparrow$ | XOR $\uparrow$ |
| $P, G$ gen $\downarrow$ | $C^{*} \uparrow$ | XOR $\downarrow$ |



Slide from Mark Horowitz, Stanford

## Back to Adder Bits

Revisit the full adder:


| $X_{i}$ | $Y_{i}$ | $C_{i}$ | $C_{i+1}$ | $S_{i}$ | Comment |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | Kill |
| 0 | 0 | 1 | 0 | 1 | Kill |
| 0 | 1 | 0 | 0 | 1 | Propagate |
| 0 | 1 | 1 | 1 | 0 | Propagate |
| 1 | 0 | 0 | 0 | 1 | Propagate |
| 1 | 0 | 1 | 1 | 0 | Propagate |
| 1 | 1 | 0 | 1 | 0 | Generate |
| 1 | 1 | 1 | 1 | 1 | Generate |

## Back to Adder Bits

## Revisit the full adder:

Case 1 (Kill): $k_{i}=x_{i}^{\prime} y_{i}^{\prime}=\left(x_{i}+y_{i}\right)^{\prime}$

| $X i$ | $Y_{i}$ | $C_{i}$ | $C_{i+1}$ | $S_{i}$ | Comment |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | Kill |
| 0 | 0 | 1 | 0 | 1 | Kill |
| 0 | 1 | 0 | 0 | 1 | Propagate |
| 0 | 1 | 1 | 1 | 0 | Propagate |
| 1 | 0 | 0 | 0 | 1 | Propagate |
| 1 | 0 | 1 | 1 | 0 | Propagate |
| 1 | 1 | 0 | 1 | 0 | Generate |
| 1 | 1 | 1 | 1 | 1 | Generate | then $c_{i+1}=g_{i}+a_{i} c_{i}$

## Carry Chains

## Two types

- 1-carry chain and 0 -carry chain
- 1 -carry always starts at $\mathrm{g}_{\mathrm{i}}=1$ (or $\mathrm{c}_{\text {in }}=1$ ), and propagates over consecutive positions $p_{i}=1$
- 0 -carries start at $\mathrm{k}_{\mathrm{i}}=1$ position (or $\mathrm{c}_{\mathrm{in}}=0$ )...

| $i$ | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x_{i}$ | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| $y_{i}$ | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
|  | $p$ | $k$ | $p$ | $p$ | $p$ | $g$ | $p$ | $p$ | $p$ | $k$ |
|  | $a$ |  | $a$ | $a$ | $a$ | $a$ | $a$ | $a$ | $a$ |  |
| $c_{i+1}$ | 0 | $\leftarrow 0$ | $1 \leftarrow 1$ | $\leftarrow 1 \leftarrow 1$ |  | $0 \leftarrow 0$ | $\leftarrow 0 \leftarrow 0$ |  |  |  |

## Group Carries

Carry equation can be generalized to groups of bits

$$
\begin{aligned}
& c_{j+1}=g_{(j, i)}+p_{(j, i)} c_{i}=g_{(j, i)}+a_{(j, i)} c_{i} \\
& c_{j+1}=g_{(j, 0)}+p_{(j, 0)} c_{0}=g_{(j, 0)}+a_{(j, 0)} c_{0}
\end{aligned}
$$

- Combine subranges recursively
$g_{(f, d)}=g_{(f, e)}+p_{(f, e)} g_{(e-1, d)}=g_{(f, e)}+a_{(f, e)} g_{(e-1, d)}$
$a_{(f, d)}=a_{(f, e)} a_{(e-1, d)}$
$p_{(f, d)}=p_{(f, e)} p_{(e-1, d)}$


## Group Carries



## Example (2.1)

find bit 13 of the following sum

$$
\begin{aligned}
& x=0110|0010| 1100 \mid 0011 \\
& y=1011|1101| 0001 \mid 1110
\end{aligned}
$$

## Example (2.1)

$\square$ first compute pkg for each bit

$$
\begin{array}{r}
x=0110|0010| 1100 \mid 0011 \\
y=1011|1101| 0001 \mid 1110 \\
p|p p p p| p p k p \mid p p g p
\end{array}
$$

## Example (2.1)

$\square$ now combine in groups
$x=0110|0010| 1100 \mid 0011$
$y=1011|1101| 0001 \mid 1110$
plpppp|ppkp|ppgp
$p_{12}=1 \quad p_{(11-8)}=1 \quad k_{(7-4)}=1 \quad g_{(3-0)}=1$

## Example (2.1)

extend groups

$$
\begin{array}{r}
x=0110|0010| 1100 \mid 0011 \\
y=1011|1101| 0001 \mid 1110 \\
p|p p p p| p p k p \mid p p g p
\end{array}
$$

$$
p_{12}=1 \quad p_{(11-8)}=1 \quad k_{(7-4)}=1 \quad g_{(3-0)}=1
$$

$$
p_{(12-8)}=1 \quad k_{(7-0)}=k_{(7-4)}+p_{(7-4)} k_{(3-0)}=1
$$

## Example (2.1)

$\square$ extend groups to whole range

$$
\begin{array}{r}
x=0110|0010| 1100 \mid 0011 \\
y=1011|1101| 0001 \mid 1110 \\
\text { p|pppp|ppkp|ppgp }
\end{array}
$$

$$
p_{12}=1 \quad p_{(11-8)}=1 \quad k_{(7-4)}=1 \quad g_{(3-0)}=1
$$

$$
p_{(12-8)}=1 \quad k_{(7-0)}=k_{(7-4)}+p_{(7-4)} k_{(3-0)}=1
$$

$$
k_{(12-0)}=k_{(12-8)}+p_{(12-8)} k_{(7-0)}=1
$$

## Example (2.1)

$$
\begin{aligned}
& \text { Now you can compute } \mathrm{c}_{13} \\
& \begin{array}{l}
\downarrow=0110|0010| 1100 \mid 0011 \\
\mathrm{y}=1011|1101| 0001 \mid 1110 \\
\mathrm{p} \mid \mathrm{pppp|ppkp|ppgp}
\end{array} \\
& k_{(12-0)}=k_{(12-8)}+p_{(12-8)} k_{(7-0)}=1 \\
& c_{13}=g_{(12-0)}+p_{(12-0)} c_{i n}=0
\end{aligned}
$$

## Example (2.1)

$\square$ With $\mathrm{c}_{13}$ you can compute $s_{13}$

$$
x=0110|0010| 1100 \mid 0011
$$

$$
y=1011|1101| 0001 \mid 1110
$$

p|pppp|ppkp|ppgp

$$
\begin{aligned}
& k_{(12-0)}=k_{(12-8)}+p_{(12-8)} k_{(7-0)}=1 \\
& c_{13}=g_{(12-0)}+p_{(12-0)} c_{i n}=0 \\
& s_{13}=x_{13} \oplus y_{13} \oplus c_{13}=1 \oplus 1 \oplus 0=0
\end{aligned}
$$

## Carry Skip Adder

$\square$ The idea is to reduce the number of cells the worstcase carry must propagate through

- Divide $n$-bit adder into groups of m-bits
- Determine group propagate for each m-bits
- If the entire group $p$ is true, skip around it


## Carry Skip Adder

$$
p^{(j)}=A N_{i=0}^{m-1} D p_{i}
$$


(a)


## Carry Skip example



## Carry Skip worst case



Carry travels through at most two groups: the initiating group and the terminating group.


## Carry Skip delay

$$
\begin{aligned}
T_{C S K} & =m t_{c}+t_{m u x}+\left(\frac{n}{m}-2\right) t_{m u x}+(m-1) t_{c}+t_{s} \\
& =(2 m-1) t_{c}+\left(\frac{n}{m}-1\right) t_{m u x}+t_{s}
\end{aligned}
$$

Worst case is when a carry is generated in the first bit of the adder

- Then propagated through all bits up to but not including the high order bit
- That is, skip all groups but the first and last


## Problem with clearing carries

Watch out - some books show an AND/OR version that doesn't really work!

- Problem is that carries might be left over from previous addition and have to dribble out...


Figure 2.10: Carry-skip adder using AND-OR for bypass

## Group Size

$\square$ Previous delay analysis assumes all groups are the same size

- This isn't the best for speed...
- Carries generated in the first group have to skip more groups!
- For fixed size:

$$
\begin{aligned}
& m_{o p t}=\left(\frac{t_{\text {mux }}}{2 t_{c}} n\right)^{1 / 2} \quad(\text { minimum delay }) \\
& T_{o p t} \approx\left(8 t_{\text {mux }} t_{c} n\right)^{1 / 2}
\end{aligned}
$$

## Carry Skip with different m





## Carry Skip - Another View

Since we have divided the bits in the word into a number of groups.

- For each group check to see if all the $P$ are true
- If so, then bypass the Cin to Cout of that group
- Otherwise, do the normal thing.


Slide from Mark Horowitz, Stanford

## Carry Skip - Another View

All groups can calculate Pg at the same time (in parallel)
Worse-case is when carry needs to propagate through all bits

- Since we precomputed Pg , that path is now much shorter

Hop around groups, rather than through them

- Critical path is now through one local carry chain, then through a number of bypass gates, then back into a final local carry chain.

- This improvement did not cost much hardware.


## Carry Skip - Layout

Layout of a bypass adder is almost the same, C* gets a more stuff:


Also have a few more wires to route. You need to generate Pg (a 4 input NAND gate in the PG gen section, and you need to route Cin_b to $C^{*}$


Slide from Mark Horowitz, Stanford

## Carry Lookahead

$\square$ General idea - find a way to compute all carries at the same time
$\square$ Generate logic for all carries in terms of just the $X, Y$ and Cin bits
$x^{(i)}=\sum_{v=0}^{i} x_{v} 2^{v} \quad c_{i}=1$ if $\left(x^{(i-1)}+y^{(i-1)}+c_{0}\right) \geq 2^{i}$
$\square$ This is a switching function of $2 i+1$ variables

## Carry Lookahead



$$
T_{1-C L A}=\frac{n}{m} t_{\text {group }}+t_{s}
$$

## Carry Lookahead equations

$\square$ Remember: $C_{i}=G_{i}+P_{i} C_{i}$
$\square C_{1}=G_{0}+P_{0} C_{0}$
$\square C_{2}=G_{1}+P_{1} C_{1}$
$=G_{1}+P_{1}\left(G_{0}+P_{0} C_{0}\right)$
$=G_{1}+P_{1} G_{0}+P_{1} P_{0} C_{0}$$C_{3}=G_{2}+P_{2} G_{1}+P_{2} P_{1} G_{0}+P_{2} P_{1} P_{0} C_{0}$$C_{4}=G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} G_{0}$

$$
+P_{3} P_{2} P_{1} P_{0} C_{0}
$$

$\square \operatorname{Or} C_{4}=G_{3}+P_{3}\left(G_{2}+P_{2}\left(G_{1}+P_{1}\left(G_{0}+P_{0} C_{0}\right)\right)\right)$

## Carry Lookahead equations

Remember: $C_{i}=G_{i}+A_{i} C_{i}$$C_{1}=G_{0}+A_{0} C_{0}$$C_{2}=G_{1}+A_{1} C_{1}$
$=G_{1}+A_{1}\left(G_{0}+A_{0} C_{0}\right)$
$=G_{1}+A_{1} G_{0}+A_{1} A_{0} C_{0}$$C_{3}=G_{2}+A_{2} G_{1}+A_{2} A_{1} G_{0}+A_{2} A_{1} A_{0} C_{0}$$C_{4}=G_{3}+A_{3} G_{2}+A_{3} A_{2} G_{1}+A_{3} A_{2} A_{1} G_{0}$ $+\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0} \mathrm{C}_{0}$Or C ${ }_{4}=G_{3}+A_{3}\left(G_{2}+A_{2}\left(G_{1}+A_{1}\left(G_{0}+A_{0} C_{0}\right)\right)\right)$

## CLA-4 Module



$$
T_{1-C L A}=t_{a, g}+\frac{n}{m} t_{c \lg }+t_{s} \quad \text { CLG-4 Module }
$$



## Dynamic Logic for 4-bit CLG



Motorola - 1 u CMOS, 4.5 ns for a 64 -bit adder...
Slide from Mark Horowitz, Stanford

## Carries - Another View



## Carry Ripple revisited

$$
G_{i: 0}=G_{i}+P_{i} G_{i-1: 0}
$$



## Carry Ripple revisited

$$
\begin{aligned}
& t_{\text {ripple }}=t_{p g}+(N-1) t_{A O}+t_{\mathrm{xor}} \\
& T_{C R A}=(n-1) t_{c}+\max \left(t_{c}, t_{s}\right)
\end{aligned}
$$



## Carry Skip revisited



## Carry Skip revisited



Fixed group size
(4,4,4,4)


Variable group size
(2,3,4,4,3)

## Carry Lookahead revisited

-Carry-lookahead adder computes $\mathrm{G}_{\mathrm{i}: 0}$ for many bits in parallel.
$\square$ Uses higher-valency cells with more than two inputs


## Higher Valency Cell



Recall $\mathrm{C}_{3}=\mathrm{G}_{3}+\mathrm{P}_{3}\left(\mathrm{G}_{2}+\mathrm{P}_{2}\left(\mathrm{G}_{1}+\mathrm{P}_{1}\left(\mathrm{G}_{0}+\mathrm{P}_{0} \mathrm{C}_{0}\right)\right)\right)$

## CLA/Manchester adder



## Two-Level CLA

## For large n, lots of groups so CLA can be slow

- Apply CLA principle among groups
- Compute $G$ and $A$ for groups
$C^{(1)}=G_{0}+A_{0} C_{0}$
$C^{(2)}=G_{1}+A_{1} G_{0}+A_{1} A_{1} C_{0}$
etc...
- Once the carries from the groups are produced, they are used by the first-level CLAs to produce the bit carries and sums


## Two-level CLA32 (n=p=4)



## Three-level CLA

Extend to three or more levels by having lookahead between sections
$\square$ First compute $a_{i}, p_{i}, g_{i}$

- L-1 level of CLA to compute As and Gs
$\square \mathrm{n} / \mathrm{m}^{\mathrm{L}} \mathrm{CLGs}$ connected in ripple to compute carries of bits
- One level of XOR to compute the sum

$$
T_{L-C L A}=t_{a, g}+(L-1) t_{A, G}+\frac{n}{m^{L}} t_{c \lg }+(L-1) t_{c \lg }+t_{s}
$$

Three-level CLA ( $n=8, m=2$ )


## CLA Critical Path



## Prefix Adders (Tree Adders)

$\square$ More general form of carry lookahead tree
$\square$ Built using different organizations of the same set of basic PG cells (PA cells)
$\square$ All based on the fact that $c_{i}$ corresponds to the generate signal spanning bit positions (-1) to i-1
$\square$ Prefix adder is an interconnection of cells that produce $g_{(i-1,-1)}$ for all $i$

- Cells connected to produce $g$ signals that span an increasing number of bits


## PG (PA) cell


(a)

(b)

Figure 2.17: Composition of spans in computing $(g, a)$ signals.

## Overlapping Ranges

Starting with g,a of each bit, first level generates g,a for two bits, then four, etc.

- If right input spans bits [right2,right1], and left spans
[left2,left1], with right2+1 >= left1
- Then output spans bits [left2,right 1]
$\square$ For example right[5,2] and left[8,4] means output spans bits $[8,2]$


## PG (PA) Cells



## $T_{P A}=t_{a, g}+\log _{2}(n) t_{\text {cell }}+t_{X O R}$ <br> 8-bit Prefix Adder




## 8-bit Prefix Adder

Increase levels


## 8-bit prefix adder

Max fanout 2
Min levels


[^0]
## Another View of Prefix Adders

Black cell


Buffer


$\left(g_{L,} a_{L}\right) \quad\left(g_{R,} a_{R}\right)$
$2 \nmid \dagger^{2}$
0
$\left.{ }_{2} g_{\text {out }} a_{\text {out }}\right)$
$g_{\text {out }}=g_{L}+a_{L} g_{R}$
$a_{\text {out }}=a_{L} a_{R}$



$\left(g_{L}, a_{L}\right) g_{R}$
$2 \nmid$
$\bullet$
$\bullet g_{\text {out }}=g_{L}+a_{L} g_{R}$
David Harris, Harvey Mudd

## Brent-Kung



## Sklansky Adder



## Kogge-Stone Adder



## Tree Adder Taxonomy

- Ideal N-bit tree adder would have
- $L=\log N$ logic levels
- Fanout never exceeding 2
- No more than one wiring track between levels
- Describe adder with 3-D taxonomy (I, f, t)
- Logic levels: L + I
- Fanout: $\quad 2^{f}+1$
- Wiring tracks: $2^{\dagger}$
- Known tree adders sit on plane defined by

$$
l+f+t=L-1
$$

## Tree Adder Taxonomy



## Tree Adder Taxonomy



David Harris, Harvey Mudd

## Han-Carlson



David Harris, Harvey Mudd

Knowles [2, 1, 1, 1]


## Ladner-Fischer



## Taxonomy Revisitied



## Conditional Sum Adder

## For each group

- Compute the sum assuming that $C_{\text {in }}$ is 0 and that $C_{\text {in }}$ is 1
$\square$ When you find out the right answer, use a MUX to select the correct result
- Carry-select is 1 -level select
- Conditional Sum is a general case - up to max levels


## Conditional Sum Adder



Two adders use shared circuits

(b)
(a)

## Carry-Select Adder



$$
T_{C S E L}=t_{a d d, m}+\left(\frac{n}{m}-1\right) t_{m u x}
$$

## Carry-Select - Another View

By using more parallelism, one can build even faster adders
While waiting for the carry input, why not calculate both possible answers (answer if Cin is 0 and answer if Cin is 1 )
When Cin is known, it is only a Mux delay to get Cout and all the Sums for the group.


## Carry-Select - Layout

A larger adder would look something like this:


Notice that the PG logic can be shared with both carry chains
Critical path is first carry chain and then $n$ mux delay
What is the optimal block size for a carry select adder? (Hint they are not all the same)

## Conditional Sum

## Conditional principle is applied recursively

- Each group is combined to double the number of bits at the next level



## 16-bit Conditional Sum Adder



## Example

Step 1: Compute all the bit results

Step 2: Use the known results to select the next groups...
$T_{\text {COND-SUM }}=t_{\text {add-m }}+\left(\log _{2}\left(\frac{n}{m}\right)\right) t_{\text {mux }}$


## Pipelined Adders



Figure 2.26: Pipelined carry-ripple adder (for group size of 1 and $n=4$ )

## Variable Time Adder

## Carry Completion Sensing Adder

- Encode the carry in a form that lets you tell when it's finished
$\square$ When all carry chains have finished, the add is finished
$\square$ One choice - dual-rail encoding

Two carry signals:

$$
c_{i}^{0} \text { zero carry } c_{i}^{1} \text { one carry }
$$

with coding:

| $c_{i}^{0}$ | $c_{i}^{1}$ | $c_{i}$ |
| :---: | :---: | :---: |
| 0 | 0 | not determined (yet) |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | does not occur |



STFA module expressions:

$$
\begin{gathered}
c_{i+1}^{0}=k_{i}\left(c_{i}^{0}+c_{i}^{1}\right)+p_{i} c_{i}^{0}=k_{i} c_{i}^{1}+\left(p_{i}+k_{i}\right) c_{i}^{0} \\
c_{i+1}^{1}=g_{i}\left(c_{i}^{0}+c_{i}^{1}\right)+p_{i} c_{i}^{1}=g_{i} c_{i}^{0}+\left(p_{i}+g_{i}\right) c_{i}^{1} \\
s_{i}=p_{i} \oplus c_{i}^{1} \\
k_{i}=x_{i}^{\prime} y_{i}^{\prime}, \quad g_{i}=x_{i} y_{i}, \quad p_{i}=x_{i} \oplus y_{i}
\end{gathered}
$$

Addition time: based on actual delays, not worst-case

$$
T_{\text {var }-1}=\sum_{i=0}^{n-1} t_{c, i}
$$

## Variable Time Adder



Figure 2.28: Variable-time adder: Type 2.
Carry chains initiated simultaneously CSFA module expressions:

$$
c_{i+1}^{0}=k_{i}+p_{i} c_{i}^{0}, \quad c_{i+1}^{1}=g_{i}+p_{i} c_{i}^{1}
$$

## Variable Time Adder

```
X 0 1 1 0 0 0 1 1 1 0 0 1 1 0 1 0
Y 100110 11 100 0 1 1 1 0 0 1 1 0
+ a a a b c c cccddddd de Prop.chains
```

Addition Time: proportional to $\log _{2}(n)$
For uniformly distributed numbers, length of longest carry chain is approx $\log _{2}(5 n / 4)$

## Variable Time Adder



Addition Time: proportional to $\log _{2}(n)$
For uniformly distributed numbers, length of longest carry chain is approx $\log _{2}(5 n / 4)$

## Aside - ALU Design

Once you have an adder, making an ALU is very simple
Two approaches:
Build a separate logic unit and mux together the outputs. This is probably the fastest solution, since you don't slow down the add critical path, but it will take more area.

Merge the two designs together by changing the definition of $P$ and $G$. Since the output (Sum) is P XOR Cin, if $\mathrm{G}=0$, and Cin (to adder) $=0$ then Sum will equal P. Can do logical operations by using a general function box for the $P$ function.

The first is probably the preferable solution, but I will show the second, because it is a little more clever (and the programmable $P$ function unit is a perfect $L U$ for the first solution)

## Aside - ALU +P function block

The block that generates the signal called $P$ must be able to generate any Boolean function of two variable. This is easy -- just use a mux. To reduce control lines, I will use a precharge mux.


## Aside - ALU +G function block

This is similar to the $P$ function block, but it does not need to be as complex. If we only wanted to do addition and logic functions, then it would only need to generate the functions (AND, 0 ). But we want to be able to do subtraction too.

- $A-B=A+\bar{B}+1$, where $\bar{B}$ is the ones complement of $B$, which is just the complement of each bit.
- Since after the $P$, and $G$ function block, no other part of the adder uses $A, B$, we can get subtract by redefining $P$ and $G$, an setting $C$ in to be 1
- If we didn't do this, we would need to add an explicit mux to invert one of the inputs to adder in the case of subtraction.
- For addition:

$$
P=A \bar{B}+B \bar{A} ; \quad G=A B
$$

- For substraction:

$$
P=A B+\bar{B} \bar{A} ; \quad G=A \bar{B}
$$

## Rest of the ALU

Is basically the same as an adder:

- Need a fast carry chain
- Final static XOR gate
- Latch to hold the value (since the output of the ALU is _v1)
- Bus driver to drive the output of the latch on bus when the ALU result is needed


## Redundant Digit Adders

## Use a redundant digit set

- Operands might be in conventional or in redundant form
- Main idea is to reduce the carry propagation
$\square$ But, increases number of bits in the result
- Useful for things like accumulation, multi-operand addition, multiplication, etc.


## Carry Save Adder

Add three binary vectors$\square$ Using an array of one-bit adders (i.e. full adders)
But, don't propagate the carries

- Output is two vectors: carry and pseudo-sum (or sum)

$$
x+y+z=v c+v z=v
$$

$\square$ Several combinations of vc and vs represent the same result

## Carry Save Adder

If you want to convert back to conventional numbers, add vs and vc

- Because there two bits for every conventional sum bit, you can think of the answer in Carry Save form to be digits in the set $\{0,1,2\}$
- Carry Save produces a reduction from three binary vectors to two, so it's also called a 3-2 reduction
$\square$ Adder is a [3:2] adder


## Carry Save Adder


(a)
(b)


## Carry Save Example

| $X$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |  |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| $Y$ | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |  |
| $Z$ | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |
| $V S$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |  |
| $\left(c_{\text {out }}, V C\right)$ | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| digit value | 0 | 1 | 2 | 2 | 1 | 0 | 2 | 0 | 2 |

## Carry Save Example



## Carry Save

What if two operands are both carry-save?

- Then each operand is in Xs Xc form
$\square$ So, you need a [4:2] adder instead of a [3:2]
- Combine four vectors into two...
- Still no carries!
- Answer is still in redundant carry-save form


## Carry Save [4:2]



## Carry Save [4:2]



## [4:2] Compressor Adder



Note that even though it looks like carry is propagated, the Cout from each [4:2] cell is computed directly from the A and B inputs...

## 4:2 compressor cell

| Inputs |  |  |  | Cin=0 |  | Cin=1 |  | Cout |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | C | D | C | S | C | S |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 |  |  |  |  |  |
| 0 | 1 | 0 | 0 |  |  |  |  |  |
| 1 | 0 | 0 | 0 |  |  |  |  |  |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 |  |  |  |  |  |
| 1 | 1 | 0 | 0 |  |  |  |  |  |
| 0 | 1 | 0 | 1 |  |  |  |  |  |
| 1 | 0 | 1 | 0 |  |  |  |  |  |
| 1 | 0 | 0 | 1 |  |  |  |  |  |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 |  |  |  |  |  |
| 1 | 0 | 1 | 1 |  |  |  |  |  |
| 0 | 1 | 1 | 1 |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |

## 4:2 compressor cell

Nagamatsu,
Toshiba


## [4:2] Compressor Cell

Navi and Etiemble


## High Radix Carry Save

$\square$ Regular carry-save doubles the number of bits

- You can reduce the number of bits with high-radix carry-save
- If $r$ is the radix
- $V$ s is represented in radix $r$
- Vc has one bit per radix-r digit


## Radix-8 Carry Save

| XS | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XC |  |  | 1 |  |  | 1 |  |  | 0 |
| Y | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| VS | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| $\left(c_{\text {out }}, \mathrm{VC}\right)$ | 1 |  |  | 0 |  |  | 1 |  |  |

## Radix-8 Carry Save



## Radix-8 Carry Save

| XS | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| XC |  |  | 1 |  |  | 1 |  |  | 0 |  |
| Y | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |
| VS | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |  |
| $\left(c_{\text {out },}, \mathrm{VC}\right)$ | 1 |  |  | 0 |  |  | 1 |  |  | 0 |



## Signed Digit Adders

$\square$ Another form of redundant digit representation

- Uses signed-digit representation (redundant)

$$
x=\sum_{0}^{n-1} x_{i} r^{i}
$$

with digit set

$$
D=\{-a, \ldots,-1,0,1, \ldots, a\}
$$

- Limits carry propagation to next position
- Addition algorithm:

$$
\begin{array}{ll}
\text { Step 1: } & x+y=w+t \\
& x_{i}+y_{i}=w_{i}+r t_{i+1} \\
& \\
\text { Step 2: } & s=w+t \\
& s_{i}=w_{i}+t_{i}
\end{array}
$$

- No carry produced in Step 2


## Signed Digit Adder

(a)

(b)

## Signed Digit Adder

Case A: two SD operands; result SD
Step 1:

$$
\left(t_{i+1}, w_{i}\right)= \begin{cases}\left(0, x_{i}+y_{i}\right) & \text { if }-a+1 \leq x_{i}+y_{i} \leq a-1 \\ \left(1, x_{i}+y_{i}-r\right) & \text { if } x_{i}+y_{i} \geq a \\ \left(-1, x_{i}+y_{i}+r\right) & \text { if } x_{i}+y_{i} \leq-a\end{cases}
$$

- algorithm modified for $r=2$

Case B : two conventional operands; result SD
Case C : one conventional, one SD; result SD

## Signed Digit Adder

I'm not going to spend more time on this one...

- My sense is that it's not as important in terms of actual implementations as Carry Save
$\square$ Reasonably complex stuff - multiple recodings


## Summary

| Scheme | Delay <br> proportional to | Area <br> proportional to |
| :--- | :--- | :--- |
| Linear structures: |  |  |
| Carry ripple | $n$ | $n$ |
| Carry lookahead (one level) | $n / m$ | $\left(k_{m} m\right)(n / m)=k_{m} n$ |
| Carry select (one level) | $n / m$ | $\left(k_{m} m\right)(n / m)=k_{m} n$ |
| Carry skip (one level) | $\sqrt{n}$ | $n$ |
| Logarithmic structures: |  |  |
| Carry lookahead (max. levels) | $2 \log _{m} n$ | $\left(k_{m} m\right)(n / m)=k_{m} n$ |
| Prefix | $\log _{m} n$ | $\left(\left(k_{m} m\right) \log _{m} n\right) n$ |
| Conditional sum | $\log _{2}(n / m)$ | $\left(k_{m}+\log _{2}(n / m)\right) n$ |
| Completion signal (avg. delay) | $\left(\log _{2} n\right) / m$ | $k_{m} m(n / m)=k_{m} n$ |
| Redundant | $\operatorname{const}$. | $n$ |

## Case Study

## Dec Alpha 21064 64-bit adder

$\square$ 5ns cycle time in a 0.75 u CMOS process
$\square$ Very high performance for the day!

- A mix of multiple techniques!


## Alpha 21064

$\square$ In 8-bit chunks - Manchester carry chain
$\square$ Chain was also tapered to reduce the load caused by the remainder of the chain

- Chain was pre-discharged at start of cycle
- Three signals used: P, G, and K
- Two Manchester chains:
- One assuming $\mathrm{Cin}=0$
- One assuming Cin=1


## Alpha 21064

$\square$ Carry Lookahead used on
least significant 32 bits

- Implemented as distributed differential circuits
- Provide carry that controls most significant 32

Conditional Sum used for most significant 32
$\square$ Six 8-bit select switches used to implement conditional sum on the 8 -bit level

## Alpha 21064

Finally, Carry Select used to produce the most significant 32 bits.
$\square$ Final selection done using NMOS carry-select bytewide muxes
$\square$ Also apparently pipelined with a row of latches after the lookahead...

## Alpha 21064



## 72-bit Pentium II Adder



## Adder from Imagine

- Part of Imagine
- A high-performance media processor designed at Stanford
- 32-bit segmented integer adder
- Two-level tree to compute global carries
- Uses carry-select to compute final sums from global carries
- Static CMOS logic
- Also pass gate logic
- Design constraints
- Area
- Design complexity (modularity)
- Speed


## Adder from Imagine



## Adder from Imagine

- It is balancing design/logic complexity and speed
- It uses large groups which will ultimately limit performance
- It does use some tree structures
- It does not ripple carries
- But the group generation is a little slow
- Also uses large block sizes (8 bits)
- Does not move the carry select input to lower significance
- Need to worry about how outputs in block are generated


## Adder from Imagine

- Local PGK's:
- Convert input operands into Propagate (P), Generate (G), Kill(K)
- Group PGK's:
- Determine P,G,K for groups of 8 bits
- Global carry chain:
- Compute cin[8], cin[16], cin[24], cout(cin[32]) from group PGK's and cin
- Conditional sums:
- Compute 8 -bit sum for cin=0 and 8 -bit sum for cin=1 as soon as PGK's are known
- Final Mux:
- Use cin's from global carry chain to select conditional sums

Slide from Mark Horowitz, Stanford

## Local PGK Logic (Imagine)

- Pre-computation necessary to do fast carry computation
$-\mathrm{P}=\mathrm{a} \oplus \mathrm{b}$
$-G=a b$

$-K=\sim(a+b)$

- Size gates to fan-out to four carry chains
- Note: To do A-B, use ~B here


## Group PKG (Imagine)

## Manchester Carry Chains.

- Usually dynamic, but still works with static logic
- Group PGK's:
$-G P=P[7] \cdot P[6] \cdot P[5] \cdot P[4] \cdot P[3] \cdot P[2] \cdot P[1] \cdot P[0]$
$-G G=G[7]+G[6] \cdot P[7]+G[5] \cdot P[6] \cdot P[7]+\ldots$
- $G K=\sim(G G+G P)$
- Use Carry chains
- Example for GG (group generate):



## Carry Chain Sizing

- Minimize size of transistors not on critical path
- Taper sizes along carry chain
- Reduces diffusion capacitance



## Static Carry Chains

- Sizing is to reduce the parasitic delay
- This delay dominates in large fanin structures, since it grows proportional to $\mathrm{n}^{2}$
- Using geometric sizing (reducing each transistor along the chain by $\alpha$ ) makes the parasitic delay linear
- But still does not make them fast
- Even though this chain is static logic
- Drive the carry chain both up (K) and down (G)
- Output is degraded, since it uses nMOS only pass devices
- Using CMOS transmission gates is usually slower because of the added parasitic capacitors


## Global Carry Chain

- Must fan out GCIN[3:1] to 8 muxes
- Added load capacitance slows down the chain



## Conditional Sums

- Use same carry chain
- Do two of these (one for $\operatorname{cin}=0$, one for cin=1):

- Mux SUMO[7:0] and SUM1[7:0] with output of global carry chain


## Arithmetic for Media Processing

- Used in Media processing
- DSP's, multimedia extensions to instruction set architectures (MMX, VIS)
- Consider three variations of conventional arithmetic:
- Segmented Arithmetic
- Break carry chain
- Arithmetic operations similar to add/subtract
- Example: 4 parallel 8 -bit unsigned absolute differences
- Saturation
- Don't wraparound on overflow


## Segmented Add Operation

- Support 32-bit, dual half-word, or quad byte ops
- Example: 4 parallel byte additions
- Treat each byte as a separate 2's complement number
- Don't propagate the carries across byte boundaries



## Modify for Segmentation

- Only modify carry propagation in global carry chain


Slide from Mark Horowitz, Stanford

## Global Carry w/ Segment

- This method adds mux to critical path
- We can improve on this
- Possible to move off critical path
- By moving to start of adder
- If the op type is known early
- For cells at start of segment
- Change P, G definition
- Change Cin to local carry chains


Slide from Mark Horowitz, Stanford

## Absolute Difference

- Example: 4 parallel byte absolute differences
- Important in MPEG encoding algorithm
- Algorithm:
- Take two unsigned 8-bit numbers (between 0 and 255)
- Compute |a-b|
- Result is unsigned (between 0 and 255)


## Absolute Difference

- How do we compute |a-b|?
- We need to compute $a-b$ and $b-a$ and take the positive one
- Remember that in 2 's complement, $-x=\sim x+1$
- The carry-select adder will compute $a+\sim b+1$ and $a+\sim b$ $a+\sim b+1=a-b$ $a+\sim b=a-b-1$
- Note that
$\sim(b-a)+1=a-b$
so
$\sim(b-a)=a-b-1$
or
$b-a=\sim(a-b-1)$
- So, to compute |a-b|, just choose between SUM1 or ~SUM0 depending on the sign bit


## Sum of Absolute Differences

- Must do conditional sum for lower 8 bits
- Must further modify global carry chain to look at sign bits
- If positive, choose SUM1; If negative, choose ~SUM0



## Saturation

- Often in media and signal processors, saturating arithmetic is supported:
- Don't wraparound on overflow
- Result should be largest (or smallest) value possible
- Examples:
- 32-bit saturating integer add:
- IADDS32(0x7FFFFFFF,0X00000001)=0x7FFFFFFF
- 8-bit saturating unsigned subtract:
- USUBS8(0x02FE02FE,0x03FE01FF)=0x00000100


## Hardware Support for Saturation

- Overflow detection
- Example: signed addition
- Can look at sign bits of inputs and outputs
- Or can compute using ovf = cinmsb $\oplus$ coutmsb
- Overflow propagation
- Similar to segmented, global carry chain, except for overflows
- Output muxing
- Need a many-to-one mux for each byte to choose between: $0 x f f, 0 \times 00,0 \times 7 \mathrm{f}, 0 \times 80$ and the unsaturated value
- Methods for speeding up saturation
- Could probably do "carry-select saturation detection"


## Simulated Performance

- Two implementations:
- Custom circuits (using circuits from these slides)
- 15.1 FO4 delays through integer adder
- 9.3 FO4 delays through overflow detection and saturation
- $\sim 3000 \lambda \times 500 \lambda$ for adder only (excluding ovf det and saturation)
- Standard cell implementation
- ~23.5 FO4 delays through integer adder
- ~10 FO4 delays through overflow detection and saturation
- $\sim 8000 \lambda \times 800 \lambda$ for adder only (excluding ovf det and saturation)
- Significant room for speed improvement through any of the following techniques:
- Domino circuits
- Faster carry-chain structures
- e.g. carry-select on upper half of carry chains within each group pgk

Slide from Mark Horowitz, Stanford


## Related Results

- 8 bit Manchester carry chains are slow, no matter how you size them. If you are going to use 8 bit groups, you probably need look-ahead in that group
- Using dynamic gates is much faster than static gates but
- Need to worry a lot more about clock skew and noise margin issues. You also need to think about power
- It is possible to move segment overhead off the critical path
- Saturation is a pain since you need to know overflow condition before you can select the correct sum
- But you can calculate overflow early if you spend hardware

Slide from Mark Horowitz, Stanford

## Summary (from Harris/Weste)

$\square$ If they're fast enough, use ripple-carry

- Compact, simple
$\square$ Carry skip and carry select work well for small bit sizes (8-16)
- Hybrids combining techniques are popular
$\square$ At 32, 64, and beyond, tree adders are much faster
- Again, hybrids are common


## Adder Summary

| Table 10.3 Comparison of adder | architectures | Cells |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Architecture | Classification | Logic Levels | Max Fanout | Tracks | $N$ |
| Carry-Ripple |  | $N-1$ | 1 | 1 | $1.25 N$ |
| Carry-Skip $(n=4)$ |  | $N / 4+5$ | 2 | 1 | $2 N$ |
| Carry-Increment <br> $(n=4)$ |  | $N / 4+2$ | 4 | 1 | $2 N$ |
| Carry-Increment <br> (variable group) |  | $\sqrt{2 N}$ | $\sqrt{2 N}$ | 1 |  |
| Brent-Kung | $(L-1,0,0)$ | $2 \log _{2} N-1$ | 2 | 1 | $2 N$ |
| Sklansky | $(0, L-1,0)$ | $\log _{2} N$ | $N / 2+1$ | 1 | $0.5 N \log _{2} N$ |
| Kogge-Stone | $(0,0, L-1)$ | $\log _{2} N$ | 2 | $N / 2$ | $N \log _{2} N$ |
| Han-Carlson | $(1,0, L-2)$ | $\log _{2} N+1$ | 2 | $N / 4$ | $0.5 N \log _{2} N$ |
| Ladner Fischer $(l=1)$ | $(1, L-2,0)$ | $\log _{2} N+1$ | $N / 4+1$ | 1 | $0.25 N \log _{2} N$ |
| Knowles $[2,1, \ldots, 1]$ | $(0,1, L-2)$ | $\log _{2} N$ | 3 | $N / 4$ | $N \log _{2} N$ |

## Synthesized Adders (Harris/Weste)

Similar to my experiment

- But with 0.18 u library, Synopsys DesignWare
$\square$ Synopsys can map "+" to carry-ripple, carry-select, carry-lookahead, and some prefix adders
$\square$ Fastest are tree adders with (prelayout) speeds of 7.0 and 8.5 FO 4 delays for 32 and 64 bit adders


## Area vs. Delay, Synthesized Adders



FIG 10.47 Area vs. delay of synthesized adders


[^0]:    * $a_{a, k}$ not labeled

