






Back to Adder Bits						
Revisit the full adder:						
Case 1 (Kill): $k_i = x'_i y'_i = (x_i + y_i)'$	Xi	Y_i	C_i	<i>C</i> _{<i>i</i>+1}	S_i	Comment
Case 2 (Propagate): $p_i = x_i \oplus y_i$	0	0	0	0	0	Kill
Case 3 (Generate): $g_i=x_iy_i$	0	0	1	0	1	Kill
	0	1	0	0	1	Propagate
$C_{i+1} = g_i + p_i c_i = x_i y_i + (x_i \oplus y_i) c_i$	0	1	1	1	0	Propagate
	1	0	0	0	1	Propagate
Consider $a_i = p_i + g_i$	1	0	1	1	0	Propagate
[note $g_i + p_i c_i = g_i + (g_i + p_i) c_i$]	1	1	0	1	0	Generate
then $c_{i+1} = g_i + a_i c_i$	1	1	1	1	1	Generate
$\lim_{i \to 1} c_{i+1} - g_i + a_i c_i$						











Example (2.1)
now combine in groups


$$x = 0110|0010|1100|0011$$

 $y = 1011|1101|0001|1110$
 $p|pppp|ppkp|ppgp$
 $p_{12} = 1$ $p_{(11-8)} = 1$ $k_{(7-4)} = 1$ $g_{(3-0)} = 1$

• extend groups


$$\begin{aligned} x &= 0110|0010|1100|0011\\ y &= 1011|1101|0001|1110\\ p|pppp|ppkp|ppgp\end{aligned}$$


$$\begin{aligned} p_{12} &= 1 \quad p_{(11-8)} = 1 \quad k_{(7-4)} = 1 \quad g_{(3-0)} = 1\\ p_{(12-8)} &= 1 \quad k_{(7-0)} = k_{(7-4)} + p_{(7-4)}k_{(3-0)} = 1 \end{aligned}$$





• Now you can compute
$$c_{13}$$


 $x = 0110|0010|1100|0011$
 $y = 1011|1101|0001|1110$
 $p|pppp|ppkp|ppgp$
 $k_{(12-0)} = k_{(12-8)} + p_{(12-8)}k_{(7-0)} = 1$
 $c_{13} = g_{(12-0)} + p_{(12-0)}c_{in} = 0$













Carry Skip delay


$$T_{CSK} = mt_c + t_{mux} + (\frac{n}{m} - 2)t_{mux} + (m - 1)t_c + t_s$$


= $(2m - 1)t_c + (\frac{n}{m} - 1)t_{mux} + t_s$


- Worst case is when a carry is generated in the first bit of the adder
 - Then propagated through all bits up to but not including the high order bit
 - That is, skip all groups but the first and last



















































































































































































Aside – ALU +G function block


This is similar to the P function block, but it does not need to be as complex. If we only wanted to do addition and logic functions, then it would only need to generate the functions (AND, 0). But we want to be able to do subtraction too.


- A B = A + B + 1, where B is the ones complement of B, which is just the complement of each bit.
- Since after the P, and G function block, no other part of the adder uses A,B, we can get subtract by redefining P and G, an setting Cin to be 1
- If we didn't do this, we would need to add an explicit mux to invert one of the inputs to adder in the case of subtraction.
- For addition:


 $P = A \overline{B} + B \overline{A}; \quad G = A B$


• For substraction:


$$P = AB + \overline{B}\overline{A}; \quad G = A\overline{B}$$


































4:2	com	npr	esso	or c	ell				
		Inputs				Cin=0		n=1	Cout
	Α	В	С	D	С	S	С	S	
	0	0	0	0	0	0	0	1	0
	0	0	0	1		1		0	0
	0	0	1	0	o		1		
	0	1	0	0					
	1	0	0	0					
	0	0	1	1					
	0	1	1	0		0	0	1	1
	1	1	0	0	o				
	0	1	0	1	-				
	1	0	1	0	1				
	1	0	0	1					
	1	1	1	0					
	1	1	0	1	0	1	1	0	1
	1	0	1	1	, U			Ū	
	0	1	1	1					
	1	1	1	1	1	0	1	1	1

























□ I'm not going to spend more time on this one...


- My sense is that it's not as important in terms of actual implementations as Carry Save
- Reasonably complex stuff multiple recodings


Summary


Scheme	Delay	Area
	proportional to	proportional to
Linear structures:		
Carry ripple	n	n
Carry lookahead (one level)	n/m	$(k_m m)(n/m) = k_m x_m m$
Carry select (one level)	n/m	$(k_m m)(n/m) = k_m m$
Carry skip (one level)	\sqrt{n}	n
Logarithmic structures:		
Carry lookahead (max. levels)	$2\log_m n$	$(k_m m)(n/m) = k_m \pi$
Prefix	$\log_m n$	$((k_m m) \log_m n) n$
Conditional sum	$\log_2(n/m)$	$(k_m + \log_2(n/m))n$
Completion signal (avg. delay)	$(\log_2 n)/m$	$k_m m(n/m) = k_m n$
Redundant	const.	n


Case Study


- Dec Alpha 21064 64-bit adder
 - 5ns cycle time in a 0.75u CMOS process
 - Very high performance for the day!
 - A mix of multiple techniques!












Adder from Imagine

- Part of Imagine
 - A high-performance media processor designed at Stanford
- 32-bit segmented integer adder
 - Two-level tree to compute global carries
 - Uses carry-select to compute final sums from global carries
- Static CMOS logic
 - Also pass gate logic
- Design constraints
 - Area
 - Design complexity (modularity)
 - Speed


Slide from Mark Horowitz, Stanford





Adder from Imagine


- It is balancing design/logic complexity and speed
 It uses large groups which will ultimately limit performance
- It does use some tree structures
 - It does not ripple carries
 - But the group generation is a little slow
- Also uses large block sizes (8 bits)
 - Does not move the carry select input to lower significance
 - Need to worry about how outputs in block are generated


Slide from Mark Horowitz, Stanford











































Hardware Support for Saturation


- Overflow detection
 - Example: signed addition
 - · Can look at sign bits of inputs and outputs
 - Or can compute using ovf = cinmsb⊕coutmsb
- · Overflow propagation
 - Similar to segmented, global carry chain, except for overflows
- Output muxing
 - Need a many-to-one mux for each byte to choose between: 0xff,0x00,0x7f,0x80 and the unsaturated value
- · Methods for speeding up saturation
 - Could probably do "carry-select saturation detection"

Slide from Mark Horowitz, Stanford

Simulated Performance Two implementations: - Custom circuits (using circuits from these slides) • 15.1 FO4 delays through integer adder 9.3 FO4 delays through overflow detection and saturation • ~3000λ x 500λ for adder only (excluding ovf det and saturation) - Standard cell implementation • ~23.5 FO4 delays through integer adder ~10 FO4 delays through overflow detection and saturation • $\sim 8000\lambda \times 800\lambda$ for adder only (excluding ovf det and saturation) - Significant room for speed improvement through any of the following techniques: · Domino circuits · Faster carry-chain structures - e.g. carry-select on upper half of carry chains within each group pgk Slide from Mark Horowitz, Stanford







Addel	Summ	iary			
Table 10.3 Compa	rison of adde	r architectures			
Architecture	Classification	Logic Levels	Max Fanout	Tracks	Cells
Carry-Ripple		N-1	1	1	N
Carry-Skip $(n = 4)$		<i>N</i> /4 + 5	2	1	1.25N
Carry-Increment $(n = 4)$		<i>N</i> /4 + 2	4	1	2N
Carry-Increment (variable group)		$\sqrt{2N}$	$\sqrt{2N}$	1	2N
Brent-Kung	(L-1, 0, 0)	$2\log_2 N - 1$	2	1	2N
Sklansky	(0, L-1, 0)	$\log_2 N$	<i>N</i> /2 + 1	1	$0.5 N \log_2 N$
Kogge-Stone	(0, 0, <i>L</i> -1)	$\log_2 N$	2	N/2	$N \log_2 N$
Han-Carlson	(1, 0, <i>L</i> -2)	$\log_2 N + 1$	2	<i>N</i> /4	$0.5 N \log_2 N$
Ladner Fischer (l = 1)	(1, <i>L</i> -2, 0)	$\log_2 N + 1$	<i>N</i> /4 + 1	1	$0.25 N \log_2 N$
Knowles [2,1,,1]	(0, 1, L-2)	$\log_2 N$	3	N/4	$N \log_2 N$

