



# MIT Open Access Articles

*Heteroepitaxial growth of In<sub>0.30</sub>Ga<sub>0.70</sub>As high-electron mobility transistor on 200 mm silicon substrate using metamorphic*

The MIT Faculty has made this article openly available. **Please share** how this access benefits you. Your story matters.

<b>Citation</b>	Kohen, David, et al. "Heteroepitaxial Growth of In <sub>0.30</sub> Ga <sub>0.70</sub> As High-Electron Mobility Transistor on 200 Mm Silicon Substrate Using Metamorphic Graded Buffer." AIP Advances, vol. 6, no. 8, Aug. 2016, p. 085106.
<b>As Published</b>	<a href="http://dx.doi.org/10.1063/1.4961025">http://dx.doi.org/10.1063/1.4961025</a>
<b>Publisher</b>	American Institute of Physics (AIP)
<b>Version</b>	Final published version
<b>Accessed</b>	Sat Dec 08 00:51:34 EST 2018
<b>Citable Link</b>	<a href="http://hdl.handle.net/1721.1/112299">http://hdl.handle.net/1721.1/112299</a>
<b>Terms of Use</b>	Creative Commons Attribution 4.0 International License
<b>Detailed Terms</b>	<a href="http://creativecommons.org/licenses/by/4.0/">http://creativecommons.org/licenses/by/4.0/</a>

## Heteroepitaxial growth of $\text{In}_{0.30}\text{Ga}_{0.70}\text{As}$ high-electron mobility transistor on 200 mm silicon substrate using metamorphic graded buffer

David Kohen, Xuan Sang Nguyen, Sachin Yadav, Annie Kumar, Riko I Made, Christopher Heidelberg, Xiao Gong, Kwang Hong Lee, Kenneth Eng Kian Lee, Yee Chia Yeo, Soon Fatt Yoon, and Eugene A. Fitzgerald

Citation: *AIP Advances* **6**, 085106 (2016); doi: 10.1063/1.4961025

View online: <http://dx.doi.org/10.1063/1.4961025>

View Table of Contents: <http://aip.scitation.org/toc/adv/6/8>

Published by the [American Institute of Physics](#)

---

### Articles you may be interested in

[Towards large size substrates for III-V co-integration made by direct wafer bonding on Si](#)

*APL Materials* **2**, 086104 (2014); 10.1063/1.4893653

[Epitaxial growth of antiphase boundary free GaAs layer on 300 mm Si\(001\) substrate by metalorganic chemical vapour deposition with high mobility](#)

*APL Materials* **4**, 046101 (2016); 10.1063/1.4945586

[Anti-phase boundaries—Free GaAs epilayers on “quasi-nominal” Ge-buffered silicon substrates](#)

*Applied Physics Letters* **107**, 212105 (2015); 10.1063/1.4935943

[III/V nano ridge structures for optical applications on patterned 300 mm silicon substrate](#)

*Applied Physics Letters* **109**, 091101 (2016); 10.1063/1.4961936

[Review Article: Molecular beam epitaxy of lattice-matched InAlAs and InGaAs layers on InP \(111\)A, \(111\)B, and \(110\)](#)

*Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena* **35**, 010801 (2016); 10.1116/1.4972049

[Reduction of threading dislocation density in Ge/Si using a heavily As-doped Ge seed layer](#)

*AIP Advances* **6**, 025028 (2016); 10.1063/1.4943218

---

# HAVE YOU HEARD?

Employers hiring scientists and engineers trust

**PHYSICS TODAY | JOBS**

[www.physicstoday.org/jobs](http://www.physicstoday.org/jobs)



## Heteroepitaxial growth of In<sub>0.30</sub>Ga<sub>0.70</sub>As high-electron mobility transistor on 200 mm silicon substrate using metamorphic graded buffer

David Kohen,<sup>1,a</sup> Xuan Sang Nguyen,<sup>1</sup> Sachin Yadav,<sup>2</sup> Annie Kumar,<sup>2</sup> Riko I Made,<sup>1</sup> Christopher Heidelberger,<sup>3</sup> Xiao Gong,<sup>2</sup> Kwang Hong Lee,<sup>1</sup> Kenneth Eng Kian Lee,<sup>1</sup> Yee Chia Yeo,<sup>2</sup> Soon Fatt Yoon,<sup>1,4</sup> and Eugene A. Fitzgerald<sup>1,3</sup>

<sup>1</sup>Low Energy Electronic Systems IRG (LEES), Singapore-MIT Alliance for Research and Technology, 1 CREATE Way, Singapore 138602

<sup>2</sup>National University of Singapore, 21 Lower Kent Ridge Rd, Singapore 119077

<sup>3</sup>Department of Materials Science and Engineering, Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, MA 02139, USA

<sup>4</sup>School of Electrical and Electronic Engineering, Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798, Singapore

(Received 13 April 2016; accepted 2 August 2016; published online 23 August 2016)

We report on the growth of an In<sub>0.30</sub>Ga<sub>0.70</sub>As channel high-electron mobility transistor (HEMT) on a 200 mm silicon wafer by metal organic vapor phase epitaxy. By using a 3 μm thick buffer comprising a Ge layer, a GaAs layer and an InAlAs compositionally graded strain relaxing buffer, we achieve threading dislocation density of  $(1.0 \pm 0.3) \times 10^7$  cm<sup>-2</sup> with a surface roughness of 10 nm RMS. No phase separation was observed during the InAlAs compositionally graded buffer layer growth. 1.4 μm long channel length transistors are fabricated from the wafer with  $I_{DS}$  of 70 μA/μm and  $g_m$  of above 60 μS/μm, demonstrating the high quality of the grown materials. © 2016 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>). [<http://dx.doi.org/10.1063/1.4961025>]

### I. INTRODUCTION

InGaAs high-electron mobility transistors (HEMT) are routinely used for the fabrication of high-frequency, low power amplifiers.<sup>1</sup> There are typically two substrate options for commercial fabrication of InGaAs HEMTs. First, the lattice-matched InP substrate, with devices fabricated on them commonly referred to as lattice-matched or pseudomorphic HEMTs (pHEMT). Second, a GaAs substrate, with devices on them commonly referred to as metamorphic HEMTs (mHEMT).<sup>2</sup> For mHEMT, a buffer is employed to gradually change the lattice constant from the GaAs substrate to the desired device lattice constant, typically the In<sub>0.53</sub>Ga<sub>0.47</sub>As lattice constant.

A new kind of circuit can be enabled by integrating of InGaAs analog devices with Si CMOS, which draws benefits from both technologies. First, it will benefit from the computing power of the Si CMOS logic. Second, it will benefit from the radio frequency capabilities of the III-V HEMTs.

The first barrier for this integration is incompatibility in wafer sizes. Most Si CMOS manufacturing uses 200 mm diameter size wafers and above. Commercial InGaAs HEMTs fabricated on InP and GaAs substrates are not available in such sizes, precluding wafer-level integration with Si CMOS.

We address this integration challenge by growing InGaAs HEMTs directly on 200 mm silicon substrates, which makes them amenable to being integrated with a Si CMOS device layer directly at the wafer level. Such integration includes wafer bonding steps, and the complete flow has been described in our previous work<sup>3,4</sup> with the final goal of stacked CMOS and III-V as depicted in Figure 1.

<sup>a</sup>david.kohen@asm.com – Presently at ASM Belgium




FIG. 1. Schematic of a Si CMOS device and an InGaAs HEMT device that are monolithically integrated on the same silicon substrate. This work will describe the part highlighted by the purple square: the fabrication of an InGaAs HEMT on a 200 mm silicon substrate.

The first step to create our hybrid circuit is to grow an InGaAs HEMT layer stack on a 200 mm silicon substrate. Different techniques have been successfully developed to integrate InGaAs on silicon: blanket growth,<sup>5,6</sup> layer transfer by wafer bonding<sup>7–10</sup> (which involves a blanket growth initially), and growth in trenches on a patterned Si wafers.<sup>11</sup>

Blanket heteroepitaxy of InGaAs on silicon — using various buffers — typically produces threading dislocation density (TDD) in excess of  $10^8 \text{ cm}^{-2}$ .<sup>5,7,9</sup> TDD in the range of  $10^9 \text{ cm}^{-2}$  has been reported by GaAs growth followed by InP directly on silicon substrate,<sup>5</sup> while using an InAlAs compositionally graded buffer by MBE resulted in material with a TDD of  $3 \times 10^8 \text{ cm}^{-2}$ .<sup>9</sup>

The compositionally graded buffer approach, when optimized, should allow the HEMT layer to reach a lower TDD. For instance, reaching InP lattice constant on a GaAs substrate with a compositionally graded InGaAs buffer has been shown to produce TDD in the  $10^6 \text{ cm}^{-2}$  range.<sup>12</sup> Similarly, SiGe graded buffer allows pure Ge to be grown on a silicon substrate with a TDD below  $10^6 \text{ cm}^{-2}$ .<sup>13</sup> During the graded buffer growth, the threading dislocations are recycled into misfit segments that relax the strain built in the growing buffer layer.<sup>14</sup> These graded buffers are typically several micrometers thick to accommodate the misfit without generating more dislocations.

However, the graded buffer method has a drawback. In general, slower grading rates that moderate the rate of strain and misfit introduction lead to lower ultimate TDDs which are desirable. However, slower grading rates also mean that thicker buffer layers are needed to modify the lattice constant by a given amount, which would result in high wafer bow in the InGaAs grown on large Si substrate due to coefficient of thermal expansion mismatch between the III-V materials and Si. Therefore, the total buffer thickness was selected to about  $3 \mu\text{m}$ . This thickness allows the InGaAs layer to reach a TDD below  $10^8 \text{ cm}^{-2}$  and wafer bow of lower than  $50 \mu\text{m}$ . Controlling the wafer bow is critical because high wafer bow will hamper subsequent wafer processing (especially the wafer bonding step).

InAlAs was selected as the graded buffer layer due to its relative high band-gap, 1.6 eV for  $\text{In}_{0.30}\text{Al}_{0.70}\text{As}$ , which is necessary to keep current leakage low in  $\text{In}_{0.30}\text{Ga}_{0.70}\text{As}$  HEMTs. Among  $\text{In}_x\text{Ga}_{1-x}\text{As}$  HEMTs, the  $\text{In}_{0.30}\text{Ga}_{0.70}\text{As}$  HEMT is a compromise between electron mobility and the break-down voltage for reliable performance,<sup>15</sup> especially for InGaAs HEMTs grown on Si substrates.

In this article, we report on heteroepitaxial growth of an InGaAs HEMT on a 200 mm Si substrate. It comprises a pure Ge layer, GaAs and an InAlAs compositionally graded buffer followed by the HEMT device layers. These layers were grown in the same MOCVD reactor. Phase separation is not observed in the InAlAs buffer layer and a TDD of  $(1.0 \pm 0.3) \times 10^7 \text{ cm}^{-2}$  is obtained. An  $\text{In}_{0.30}\text{Ga}_{0.70}\text{As}$  HEMT was fabricated to demonstrate the high quality of the layers. We speculate that the low TDD in the HEMT layers will improve the reliability of the III-V HEMT devices.

## II. EXPERIMENTAL DETAILS

The starting substrates were 200 mm <100> orientated Si wafer with a 6° offcut towards the nearest (111) plane. Prior to the loading to the AIXTRON Crius MOCVD reactor, they were chemically cleaned by SC1 and SC2 solutions followed by an HF dip. The Si wafers were baked at 1050°C under 400 mbar of H<sub>2</sub> for 10 minutes to desorb any contaminants before growth. The Ge buffer layer was grown in a two-step sequence; 100 nm of Ge grown at 400°C and 800 nm Ge grown at 650°C. In order to decrease the dislocation density to  $1 \times 10^7 \text{ cm}^{-2}$ , the wafer was subsequently annealed in-situ at 850°C and 680°C for 10 minutes each.<sup>16</sup>

For the III-V growth, the Ge-on-Si wafers were subjected to megasonic-cleaning in deionized water prior to their reintroduction into the growth chamber. The wafers were baked for 5 minutes at 630°C under H<sub>2</sub> to remove the Ge native oxide. A two-step process was used to grow the GaAs layer at 630°C to ensure an anti-phase boundary (APB) free layer.<sup>17</sup> First, a 100 nm-thick nucleation layer was initiated with an arsine partial pressure of 5 mbar. Then the GaAs layer was grown at our regular epilayer growth conditions, namely V/III = 46, arsine partial pressure of 0.3 mbar and a TMGa flow of 96  $\mu\text{mol/min}$ .

The InAlAs graded buffer was grown by keeping the V/III ratio constant at 50, maintaining a constant group-III flow of 44.8  $\mu\text{mol/min}$ , and varying both the TMIn and TMAI flows linearly. The composition of the graded buffer was varied linearly from AlAs to In<sub>0.30</sub>Al<sub>0.70</sub>As with a grading rate (20.1% In)/ $\mu\text{m}$  (corresponding to a strain gradient of 1.4% strain/ $\mu\text{m}$ ). After the desired composition was reached, a 500 nm thick In<sub>0.30</sub>Al<sub>0.70</sub>As capping layer was grown. This capping layer separates the devices layers from the misfit dislocation arrays present in the graded buffer.

The HEMT stack was grown at 630°C and was targeted to be lattice-matched to the graded buffer capping layer, and is depicted in Fig. 2. A Si  $\delta$ -doping layer was deposited  $\sim 5 \text{ nm}$  below the InGaAs channel. For that, the growth was stopped by switching off the group-III flow and SiH<sub>4</sub> was flown for 60 s into the reactor. A 15 nm thick In<sub>0.30</sub>Ga<sub>0.70</sub>As channel was then grown, followed by an 25 nm thick In<sub>0.30</sub>Al<sub>0.70</sub>As barrier. Lastly, an n-type doped InGaAs contact layer was grown using SiH<sub>4</sub> and DETe as doping sources.

The transistor structure and processing steps for long channel devices are shown in Fig. 2. Long channel devices were fabricated on a sample consisting of a 5 nm thick InAlAs barrier layer and 60 nm thick n<sup>+</sup> InGaAs contact layer. Adipic Acid:H<sub>2</sub>O<sub>2</sub> (25:3) solution was used to etch InGaAs contact layer selectively over InAlAs in the channel region. For the gate fabrication, a high-k oxide was deposited via ALD followed by a metal gate.

## III. RESULTS

A 20  $\mu\text{m} \times 20 \mu\text{m}$  AFM scan of the sample surface is shown in Fig. 3(a). The RMS roughness is 10.6 nm with a peak to valley depth of 81 nm. The micrometer scale wavelength oscillations are due to the misfit dislocation array in the graded buffer. This long range roughness is not detrimental to the performance of devices in which the active region is smaller than the roughness




FIG. 2. (a) Simple structure and (b) process flow of the long channel In<sub>0.30</sub>Ga<sub>0.70</sub>As HEMT grown on 200mm Si substrate.




FIG. 3. (a) Surface morphology of a graded buffer sample with a final InAlAs composition of 30%. The cross-hatch pattern is visible along the  $\langle 110 \rangle$  directions. The peak to valley depth is around 80 nm and the RMS roughness of this scan is 10.6 nm. (b) Plan-view TEM image of an InGaAs HEMT on 200 mm silicon substrate. The sample is observed under the  $\langle 220 \rangle$  two-beam diffraction condition to 130 enhance dislocation contrast. One threading dislocation can be seen in this image. Multiple images have been analyzed to extract a threading dislocation density of  $(1.0 \pm 0.3) \times 10^7 \text{ cm}^{-2}$ .

oscillation period. The sample was analyzed by plan-view TEM in order to determine the TDD. A representative image revealing a threading dislocation can be seen in Fig. 3(b), and a TDD of  $(1.0 \pm 0.3) \times 10^7 \text{ cm}^{-2}$  was obtained by counting the threading dislocations present over multiple images. The error represents a 95% confidence interval assuming a Poisson distribution.

XRD reciprocal space map analysis of the sample was performed to calculate the InAlAs capping composition and strain value. The InAlAs cap layer composition was measured to be 28.9% with a 0.22% strain (in the  $[110]$  in-plane direction), corresponding to a slightly-compressively strained film that is 97% relaxed. Such high relaxation is expected when using compositionally graded buffers.

Fig. 4 shows a cross-section TEM image of the HEMT structure grown on Si. The structure can be divided into the buffer stack and the HEMT layer stack. The composite buffer with total thickness of 3  $\mu\text{m}$  comprises a 0.8  $\mu\text{m}$  thick Ge layer, a 200 nm thick GaAs layer, an InAlAs compositionally-graded buffer that is 1.5  $\mu\text{m}$  thick and a 500 nm thick InAlAs cap layer. The HEMT layer stack – grown on top of the buffer – consists of a 15 nm InGaAs channel, a 25 nm thick InAlAs barrier layer, and a 60 nm thick n-type doped InGaAs contact layer. To supply carriers in the InGaAs channel, Si delta-doping was inserted in the InAlAs layer 3 nm below the channel. Misfit dislocations are clearly visible at the Ge/Si interface, as well as in the InAlAs graded buffer. No dislocations are visible in the InAlAs cap and in the HEMT stack, which confirms the high material quality of the HEMT device stack.




FIG. 4. Cross section TEM image of an InGaAs HEMT grown on a 200 mm silicon substrate. The 3  $\mu\text{m}$  composite buffer is composed of a Ge layer, a GaAs layer and a composition graded InAlAs buffer, capped with a 500 nm thick InAlAs cap. Misfit dislocations are visible in the graded buffer and at the Ge/Si interface. In the HEMT stack, no threading dislocations are observed, indicative of good device material quality. The right inset shows the cross-section TEM image of the HEMT device layers.




FIG. 5. (a)  $I_D$ - $V_{gs}$  and  $g_m$ - $V_{gs}$  of a 1.4 μm long channel In<sub>0.30</sub>Ga<sub>0.70</sub>As MOS-HEMT. (b)  $I_D$ - $V_{ds}$  curves of the same device show on-current exceeding 70 uA/μm at  $V_{gs}-V_{th} = V_{ds} = 1.5$  V. (c) Field-effective mobility as a function of the carrier density in the channel. A peak device mobility of  $\sim 1000$  cm<sup>2</sup>/V.s was extracted. (d) External device resistance as a function of the channel length. A total source-drain resistance of 5.7 kΩ·μm was extracted.

Hall Effect measurements were conducted in various areas of the 200 mm wafer to characterize the HEMT uniformity. The electron mobility in the 2-dimensional electron gas (2 DEG) varied from 4900 to 5440 cm<sup>2</sup>/Vs with a sheet carrier density in the range of  $(1-2) \times 10^{12}$  cm<sup>-2</sup>. This non-uniformity can be improved by a proper temperature tuning over the wafer during the growth. The wafer bow is 35 μm which is sufficiently low for subsequent wafer bonding processes.

The electrical characteristics of a 1.4 μm long channel MOS-HEMT fabricated from a similar wafer with a 5 nm thick InAlAs top barrier is shown in Fig. 5.  $I_D$ - $V_{gs}$  curve of Fig. 5(a) shows high  $I_{ON}/I_{OFF}$  ratio of larger than 5 orders with low off-state leakage current. Minimum subthreshold swing for the same device is  $\sim 85$  mV/decade indicating good electrostatic control and gate stack quality. The peak  $g_m$  is above 70 μS/μm at  $V_{ds}$  of 0.5 V [Fig. 5(a)]. The drain current exceeds 70 μA/μm at the  $V_{ds}$  of 1.0 V and  $V_{gs}$  of 1.5 V. A peak device mobility of  $\sim 1000$  cm<sup>2</sup>/V.s was extracted from the split CV and  $I_D$ - $V_{gs}$  measurement data. The effective mobility is lower than that of previously reported In<sub>0.53</sub>Ga<sub>0.47</sub>As channel devices.<sup>18,19</sup> The relatively low drive current is also due to the larger source-drain series resistance ( $R_{SD} \sim 5.7$  kΩ·μm) in our devices. This large series resistance is mainly due to the large energy barrier of  $\sim 0.7$  eV between InAlAs/InGaAs in the contact region. The reported performance demonstrates the high quality of the HEMT stack material grown on Si, and further optimization of device structure and processing is expected to yield better performance.

#### IV. CONCLUSION

We have reported on the heteroepitaxial growth of an In<sub>0.30</sub>Ga<sub>0.70</sub>As HEMT on 200 mm silicon substrate. Long-channel HEMTs were fabricated from the material using CMOS-compatible

processing. By using a buffer layer stack comprising Ge, GaAs and InAlAs graded buffer, a TDD of  $(1.0 \pm 0.3) \times 10^7 \text{ cm}^2$  was achieved. Long-channel HEMT devices with good electrical properties were demonstrated, suggesting that the graded buffer approach is promising for low power and high-frequency analog devices grown on silicon.

## ACKNOWLEDGMENT

This work was supported by the National Research Foundation (NRF) of Singapore through the Singapore-MIT Alliance for Research and Technology's (SMART) Low Energy Electronic Systems (LEES) IRG. The authors would like to acknowledge Gan Chee Lip for providing access to the FIB and TEM.

- <sup>1</sup> X. Mei, W. Yoshida, M. Lange, J. Lee, J. Zhou, P.-H. Liu, K. Leong, A. Zamora, J. Padilla, S. Sarkozy, R. Lai, and W.R. Deal, *IEEE Electron Device Lett.* **36**, 327 (2015).
- <sup>2</sup> M. Chertouk, W. Chang, C. Yuan, C. Chen, and D. Tu, in *Gall. Arsenide Appl. Symp.* (2003), pp. 9–12.
- <sup>3</sup> K.E. Lee and E.A. Fitzgerald, *MRS Bull.* **41**, 210 (2016).
- <sup>4</sup> E.A. Fitzgerald, K.E. Lee, S.F. Yoon, S.J. Chua, C.S. Tan, T. Palacios, X. Zhou, J.S. Chang, D.A. Kohen, L. Zhang, K.H. Lee, Z.H. Liu, S.B. Chiah, and T. Ge, in *2015 IEEE Int. Conf. Electron Devices Solid-State Circuits* (IEEE, 2015), pp. 1–4.
- <sup>5</sup> Q. Li, X. Zhou, C.W. Tang, and K.M. Lau, *IEEE Trans. Electron Devices* **60**, 4112 (2013).
- <sup>6</sup> M.K. Hudait, G. Dewey, S. Datta, J.M. Fastenau, J. Kavalieros, W.K. Liu, D. Lubyshev, R. Pillarisetty, W. Rachmady, M. Radosavljevic, T. Rakshit, and R. Chau, in *2007 IEEE Int. Electron Devices Meet.* (IEEE, 2007), pp. 625–628.
- <sup>7</sup> N. Daix, E. Uccelli, L. Czornomaz, D. Caimi, C. Rossel, M. Sousa, H. Siegart, C. Marchiori, J.M. Hartmann, K.-T. Shiu, C.-W. Cheng, M. Krishnan, M. Lofaro, M. Kobayashi, D. Sadana, and J. Fompeyrine, *APL Mater.* **2**, 086104 (2014).
- <sup>8</sup> S. Bollaert, X. Wallaert, S. Lepilliet, A. Cappy, E. Jalaguier, S. Pocas, and B. Aspar, *IEEE Electron Device Lett.* **23**, 73 (2002).
- <sup>9</sup> V. Djara, V. Deshpande, E. Uccelli, N. Daix, D. Caimi, C. Rossel, M. Sousa, H. Siegart, C. Marchiori, J.M. Hartmann, K.-T. Shiu, C.-W. Weng, M. Krishnan, M. Lofaro, R. Steiner, D. Sadana, D. Lubyshev, A. Liu, L. Czornomaz, and J. Fompeyrine, in *2015 Symp. VLSI Technol. (VLSI Technol.)* (IEEE, 2015), pp. T176–T177.
- <sup>10</sup> L. Czornomaz, N. Daix, D. Caimi, M. Sousa, R. Erni, M.D. Rossell, M. El-Kazzi, C. Rossel, C. Marchiori, E. Uccelli, M. Richter, H. Siegart, and J. Fompeyrine, in *2012 Int. Electron Devices Meet.* (2012), p. 23.4.1.
- <sup>11</sup> N. Waldron, G. Wang, N.D. Nguyen, T. Orzali, C. Merckling, G. Brammertz, P. Ong, G. Winderickx, G. Hellings, G. Eneman, M. Caymax, M. Meuris, N. Horiguchi, and A. Thean, *ECS Trans.* **45**, 115 (2012).
- <sup>12</sup> L. Yang, M.T. Bulsara, K.E. Lee, and E. a. Fitzgerald, *J. Cryst. Growth* **324**, 103 (2011).
- <sup>13</sup> M.T. Currie, S.B. Samavedam, T.A. Langdo, C.W. Leitz, and E.A. Fitzgerald, *Appl. Phys. Lett.* **72**, 1718 (1998).
- <sup>14</sup> E.A. Fitzgerald, Y.-H. Xie, D. Monroe, P.J. Silverman, J.M. Kuo, A.R. Kortan, F.A. Thiel, and B.E. Weir, *J. Vac. Sci. Technol. B Microelectron. Nanom. Struct.* **10**, 1807 (1992).
- <sup>15</sup> S. Bollaert, Y. Cordier, M. Zaknour, H. Happy, V. Hoel, S. Lepilliet, and A. Cappy, *Solid. State. Electron.* **44**, 1021 (2000).
- <sup>16</sup> K.H. Lee, S. Bao, B. Wang, C. Wang, S.F. Yoon, J. Michel, E.A. Fitzgerald, and C.S. Tan, *AIP Adv.* **6**, 025028 (2016).
- <sup>17</sup> D. Kohen, S. Bao, K.H. Lee, K.E.K. Lee, C.S. Tan, S.F. Yoon, and E. a. Fitzgerald, *J. Cryst. Growth* **421**, 58 (2015).
- <sup>18</sup> R.J.W. Hill, C. Park, J. Barnett, J. Price, J. Huang, N. Goel, W.Y. Loh, J. Oh, C.E. Smith, P. Kirsch, P. Majhi, and R. Jammy, in *2010 Int. Electron Devices Meet.* (IEEE, 2010), pp. 6.2.1–6.2.4.
- <sup>19</sup> M.L. Huang, S.W. Chang, M.K. Chen, C.H. Fan, H.T. Lin, C.H. Lin, R.L. Chu, K.Y. Lee, M.A. Khaderbad, Z.C. Chen, C.H. Lin, C.H. Chen, L.T. Lin, H.J. Lin, H.C. Chang, C.L. Yang, Y.K. Leung, Y.-C. Yeo, S.M. Jang, H.Y. Hwang, and C.H. Diaz, in *2015 Symp. VLSI Technol. (VLSI Technol.)* (IEEE, 2015), pp. T204–T205.