Secondary Control for Voltage Unbalance Compensation in an Islanded Microgrid

Mehdi Savaghebi\textsuperscript{1}, Josep M. Guerrero\textsuperscript{2,3}, Alireza Jalilian\textsuperscript{1}, and Juan C. Vasquez\textsuperscript{3}

\textsuperscript{1}Center of Excellence for Power System Automation and Operation, Iran University of Science and Technology, Iran
\textsuperscript{2}Department of Automatic Control and Industrial Informatics, Technical University of Catalonia, Spain
\textsuperscript{3}Department of Energy Technology, Aalborg University, Denmark
savaghebi@iust.ac.ir, joq@et.aau.dk, jalilian@iust.ac.ir, juq@et.aau.dk

Abstract—In this paper, the concept of secondary control is applied for voltage unbalance compensation in an islanded microgrid. The aim of the proposed control approach is to enhance the voltage quality at the point of common coupling (PCC). Unbalance compensation is achieved by proper control of distributed generators (DGs). The DGs control structure mainly consists of active and reactive power controllers, virtual impedance loop and voltage and current proportional-resonant controllers. Simulation results are presented for different cases. The results show the effectiveness of the proposed approach in the compensation of voltage unbalance.

Keywords—distributed generation; microgrid; secondary control; voltage unbalance compensation

I. INTRODUCTION

Distributed Generators (DGs) may be connected individually to the utility grid or be integrated to form a local grid which is called microgrid (MG). The MG can operate in grid-connected (connected to the utility grid) or islanded (isolated from the utility grid) modes [1].

DGs often consist of a prime mover connected through an interface converter (e.g. an inverter in case of dc-to-ac conversion) to the power distribution system (microgrid or utility grid). The main role of this inverter is to control voltage amplitude and phase angle in order to inject the active and reactive power. In addition, compensation of power quality problems, such as voltage unbalance, can be achieved through proper control strategies.

In [2]-[8], some approaches are presented to apply the DG for power quality compensation purposes. The control method presented in [2] and [3] is based on using a two-inverter structure connecting one in shunt and the other in series to the grid, like a series-parallel active power filter [4]. The main role of the shunt inverter is to control active and reactive power flow, while the series inverter balances the line currents and the voltages at sensitive load terminals, in spite of grid voltage unbalance. This is done by injecting negative sequence voltage. Thus, two inverters are necessary for the power injection and unbalance compensation.

Another method based on injecting negative sequence current by the DG to compensate voltage unbalance is proposed in [5]. As a result, line currents become balanced in spite of the presence of unbalance loads. However, in the case of severe load unbalances (e.g. one-phase disconnection of a three-phase load or connection of a single-phase load), the amplitude of the injected current can be very high. Thus, compensation will occupy a large amount of the capacity and may limit the DG capability to supply active and reactive power.

A synchronous (dq) reference frame control method for compensation of voltage unbalance in a microgrid is presented in [6]. In this method DGs are controlled to provide a negative sequence conductance. Negative sequence reactive power is used for compensation effort sharing. In [6] the compensation reference is injected to the output of the voltage controller. As explained in [7], this place of compensation reference injection is not proper, since the voltage controller considers this reference as a disturbance. Thus, it is proposed in [7] to inject the compensation reference before the voltage controller. Also, the negative sequence reactive power definition of [6] is modified. Furthermore, the control system of [7] is completely explained in stationary (αβ) reference frame. A similar control structure is applied in [8] for a grid-connected DG. In [8] a PI controller is used to follow the reference of voltage unbalance factor.

The methods proposed in [6]-[8] are designed for compensation of voltage unbalance compensation at the DG terminal, while usually the power quality at the point of common coupling (PCC) is the main concern.

In this paper the concept of secondary control [9] is extended to compensate the voltage unbalance at PCC in an islanded microgrid. A PI controller is used to generate the reference of unbalance compensation for the DGs of the microgrid. This reference is transmitted by a low band-width communication link. The details are as follows.

II. PROPOSED SECONDARY CONTROL-BASED UNBALANCE COMPENSATION METHOD

A hierarchical structure is presented in [9] for control of microgrids. In this control structure three control levels are considered: primary control, secondary control, and tertiary control.

Primary control level adjusts the frequency and amplitude of the DG output voltage reference. This reference is provided to the inner current and voltage control loops. Droop controllers are the core parts of primary control level. These controllers are responsible for DG active and reactive power control.
The secondary controller ensures that the frequency and voltage deviations are regulated toward zero after every change of load or generation inside the microgrid. Also, it compensates the frequency and amplitude deviations caused by droop controllers. Secondary controller sends the control references to the DGs of microgrid through low bandwidth communication links. The tertiary control level ensures that the microgrid is injecting desired active and reactive power in grid-connected operating mode.

In this paper, the concept of secondary control is applied for voltage unbalance compensation. Fig. 1 shows the control structure of the secondary controller. Also, the power stage and the local control system of each microgrid DG are shown in this Fig. The DG power stage consists of a DC prime mover, an inverter and a LC filter. Each DG is connected to PCC through an inductive distribution line. The details of the DG control system are addressed in the next Section. The details of voltage unbalance compensation by the secondary controller are as follows.

According to Fig. 1, three-phase PCC voltage is measured and its positive and negative sequences are extracted as explained in [10], [11]. Then, PCC “Voltage Unbalance Factor: VUF” is calculated. VUF which is considered as the index of voltage unbalance is calculated as follows:

\[
VUF = \frac{v^-_{\text{rms}}}{v^+_{\text{rms}}} \cdot 100
\]

where \(v^-_{\text{rms}}\) and \(v^+_{\text{rms}}\) are the “rms” values of negative and positive sequences of voltage, respectively.

Afterwards, the calculated \(VUF\) is compared with the reference \(VUF (VUF^*)\) and the error is fed to a proportional-integral (PI) controller. The output of the PI controller is multiplied by the negative sequence PCC voltage \((v^-)\).

The resultant value is transformed to \(dq\) reference frame and multiplied by the “Compensation Sharing Gain: CSG” to generate “Unbalance Compensation Reference: UCR”. CSG determines the compensation effort of DGi \((i=1, ..., n)\). Some criteria can be considered for setting of CSG. For instance, it can be determined in proportion with the DG rating.

Finally, the compensation references are transmitted toward DGs through low bandwidth communication links. Low bandwidth communication is sufficient since UCRs are dc values in \(dq\) reference frame.

### III. DG INVERTER CONTROL STRATEGY

As shown in Fig. 1, the DG proportional-resonant (PR) voltage controller follows the references generated by power controllers, virtual impedance loop, and secondary controller and generates the reference for the PR current controller. The output of the current controller is transformed back to the \(abc\) frame to provide the reference three-phase voltage for the pulse width modulator (PWM). Finally, the PWM block controls the switching of the inverter based on this reference. More details are presented in the following Subsections.

#### A. Active and Reactive Power Control

Assuming a three-phase DG which is connected to the electrical network through a mainly inductive distribution line, \(P\) and \(Q\) can be approximated as follows [12], [13]:

\[
\begin{align*}
P &= P_{\text{ref}} + P_{\Delta} \sin(\omega t) \\
Q &= Q_{\text{ref}} + Q_{\Delta} \sin(\omega t)
\end{align*}
\]
\[ P = 3 \cdot \frac{E_V}{X} \phi \]  
\[ Q = 3 \cdot \frac{V}{X} (E - V) \]

Thus, active and reactive powers can be controlled by the DG output voltage phase angle and amplitude, respectively. According to this, the following droop characteristics are considered for the positive sequence active and reactive power sharing among DGs of an islanded microgrid.

\[ \phi^* = \phi_0 - (m_P P^* + m_I \int P^* \, dt) \]  
\[ E^* = E_0 - n_P Q^* \]

- \( E_0 \): rated voltage amplitude
- \( \phi_0 \): rated phase angle (\( \oint \omega_0 dt = \omega_0 t \))
- \( \omega_0 \): rated angular frequency
- \( P^* \): positive sequence active powers
- \( Q^* \): positive sequence reactive power
- \( m_P \): active power proportional coefficient
- \( m_I \): active power integral coefficient
- \( n_P \): reactive power proportional coefficient
- \( E^* \): voltage amplitude reference
- \( \phi^* \): voltage phase angle reference

In fact, equation (4) acts as a proportional-derivative controller for frequency. The derivative term \( m_I \) helps to improve the dynamic behavior of the power control [12].

It is noteworthy that according to the equations (4) and (5), no integral term is considered for voltage frequency and amplitude control. If the microgrid operates in islanded mode (the case considered in this paper) the use of pure integrators is not allowed; since, the total load will not coincide with the total injected power, and it leads to instability [9],[14].

As it can be seen in Fig. 1, \( E^* \) and \( \phi^* \) are used to generate the three phase reference voltages of the inverter. These voltages are positive-sequence components; thus positive sequence powers \( (P^* \text{ and } Q^*) \) are used in equations (4) and (5). The details of power calculation are provided in the next Subsection.

### B. Power Calculation

According to Fig. 1, in order to calculate positive sequence powers, at first DG three-phase output voltage and current \( (v_{\alpha\beta} \text{ and } i_{\alpha\beta} \text{, respectively}) \) are measured and transformed to \( \alpha\beta \) frame. Then, positive sequence of output voltage \( (v^+_{\alpha\beta}) \) and current \( (i^+_{\alpha\beta}) \) are extracted. In the next step, the instantaneous values of positive sequence active and reactive powers are calculated as follow [15]:

\[ p^+ = v^+_{\alpha} i^+_{\alpha} + v^+_{\beta} i^+_{\beta} \]  
\[ q^+ = v^+_{\beta} i^+_{\alpha} - v^+_{\alpha} i^+_{\beta} \]

Then, the dc components of \( p^+ \text{ and } q^+ \) \( (P^+, Q^+) \) are extracted using first-order low pass filters. In the present paper, cut-off frequencies of these filters are set to 1Hz.

### C. Virtual Impedance Loop

Addition of the virtual resistance control loop makes the oscillations of the system more damped [12]. Also, virtual inductance is considered to ensure the decoupling of \( P \) and \( Q \). Thus, virtual impedance makes the droop controllers more stable [16].

The virtual impedance can be achieved as shown in Fig.2, where \( R_v \) and \( L_v \) are the virtual resistance and inductance values, respectively. The basic idea of this scheme is presented in [17]. Here, the scheme of [17] is modified by adding the positive sequence extraction block to achieve "selective" virtual impedance. Thus, negative sequence current will not pass through virtual impedance. This way, the increase of DG output voltage unbalance due to the negative sequence voltage drop on the virtual impedance will be avoided.

### D. Voltage and Current Controllers

Proportional-resonant (PR) controllers are often used in the stationary reference frame control systems [18]. In this paper, PR voltage and current controllers are as follow:

\[ G_V(s) = k_p V + \frac{2k_v \omega_0 s}{s^2 + 2\omega_1 s + \omega_0^2} \]  
\[ G_I(s) = k_p I + \frac{2k_i \omega_0 s}{s^2 + 2\omega_1 s + \omega_0^2} \]

where, \( k_p V \) \( (k_p) \) and \( k_v \) \( (k_v) \) are the proportional and resonant coefficients of the voltage (current) controller, respectively. Also, \( \omega_0 \) \( (\omega_0) \) \( \omega_1 \) and \( \omega_2 \) represent the voltage and current controller cut-off frequencies, respectively.

The Bode diagrams of voltage and current controllers using the parameters listed in Table I are depicted in Fig. 3. As can be seen, the gains of voltage and current controllers at resonant frequency are high enough to ensure small tracking errors.
IV. SIMULATION RESULTS

The islanded microgrid of Fig. 4 is considered as the test system. This microgrid includes two DGs with power stage and control system shown in Fig. 1. Control system and power stage parameters are listed in Tables I and II, respectively. Switching frequency of the DGs inverters is set to 10 kHz. As seen in Fig. 4, a single-phase load is connected between phases “a” and “b” to create voltage unbalance. A balanced load is also connected to PCC. The switch shown in this Fig. is closed after DGs synchronization to form the microgrid. The synchronization method is explained in [9].

The communication delays of UCR transmission are $\Delta t_d=2$ sampling periods. Fig. 5 shows $VUF$ values at PCC and DGs terminal. Unbalance compensation is activated at $t=2$sec. $VUF$ is set to 0.5%. As shown, $VUF$ of PCC follows the reference value, properly. Also, it can be seen that the improvement of PCC voltage quality is achieved by making the DGs output voltage unbalanced. It can be more clearly seen in Fig. 6. This Fig. shows three-phase voltages at PCC and DGs terminal before and after compensation.

Sharing of $P^*$ and $Q^*$ is shown in Figs. 7(a) and 7(b), respectively. As seen, in spite of asymmetrical distribution lines ($L_1=3.6mH, L_2=1.8mH$), active and reactive powers are shared properly between the DGs and compensation doesn’t interfere with the operation of the power controllers. In this case, $CSG_1$ and $CSG_2$ are both set to 1; thus, the DGs compensation effort is equal. It leads to the same amount of after-compensation unbalance at DGs terminal.

A. Uneven Compensation Effort Sharing

In this case, $CSG_1=1$ and $CSG_2=1.25$ to simulate uneven compensation effort sharing. $VUF$s at PCC and DGs terminal are depicted in Fig. 8. It can be observed that the $VUF$ is tracked well. Also, DG2 output voltage has become more unbalanced due to more compensation effort. The active and reactive power sharing in this case is shown in Figs. 9(a) and 9(b), respectively. As seen, different $CSGs$ lead to noticeable transient change of powers. Also, sharing of after-compensation reactive powers is not as well as previous case.

B. Different Communication Lines Delays

In this case, both $CSGs$ are set to 1; but, different communication delays are considered ($\Delta t_d=2$ and $\Delta t_d=8$ sampling periods). As depicted in Fig. 10, $VUF^*$ is followed properly. Also, larger $\Delta t_d$ leads to slightly lower after-compensation $VUF$ for DG1. In the other words, DG1 compensation effort is slightly lower.

A. Uneven Compensation Effort Sharing

In this case, $CSG_1=1$ and $CSG_2=1.25$ to simulate uneven compensation effort sharing. $VUF$s at PCC and DGs terminal are depicted in Fig. 8. It can be observed that the $VUF$ is tracked well. Also, DG2 output voltage has become more unbalanced due to more compensation effort.

The active and reactive power sharing in this case is shown in Figs. 9(a) and 9(b), respectively. As seen, different $CSGs$ lead to noticeable transient change of powers. Also, sharing of after-compensation reactive powers is not as well as previous case.

B. Different Communication Lines Delays

In this case, both $CSGs$ are set to 1; but, different communication delays are considered ($\Delta t_d=2$ and $\Delta t_d=8$ sampling periods). As depicted in Fig. 10, $VUF^*$ is followed properly. Also, larger $\Delta t_d$ leads to slightly lower after-compensation $VUF$ for DG1. In the other words, DG1 compensation effort is slightly lower.

A. Uneven Compensation Effort Sharing

In this case, $CSG_1=1$ and $CSG_2=1.25$ to simulate uneven compensation effort sharing. $VUF$s at PCC and DGs terminal are depicted in Fig. 8. It can be observed that the $VUF$ is tracked well. Also, DG2 output voltage has become more unbalanced due to more compensation effort.

The active and reactive power sharing in this case is shown in Figs. 9(a) and 9(b), respectively. As seen, different $CSGs$ lead to noticeable transient change of powers. Also, sharing of after-compensation reactive powers is not as well as previous case.

B. Different Communication Lines Delays

In this case, both $CSGs$ are set to 1; but, different communication delays are considered ($\Delta t_d=2$ and $\Delta t_d=8$ sampling periods). As depicted in Fig. 10, $VUF^*$ is followed properly. Also, larger $\Delta t_d$ leads to slightly lower after-compensation $VUF$ for DG1. In the other words, DG1 compensation effort is slightly lower.

A. Uneven Compensation Effort Sharing

In this case, $CSG_1=1$ and $CSG_2=1.25$ to simulate uneven compensation effort sharing. $VUF$s at PCC and DGs terminal are depicted in Fig. 8. It can be observed that the $VUF$ is tracked well. Also, DG2 output voltage has become more unbalanced due to more compensation effort.

The active and reactive power sharing in this case is shown in Figs. 9(a) and 9(b), respectively. As seen, different $CSGs$ lead to noticeable transient change of powers. Also, sharing of after-compensation reactive powers is not as well as previous case.

B. Different Communication Lines Delays

In this case, both $CSGs$ are set to 1; but, different communication delays are considered ($\Delta t_d=2$ and $\Delta t_d=8$ sampling periods). As depicted in Fig. 10, $VUF^*$ is followed properly. Also, larger $\Delta t_d$ leads to slightly lower after-compensation $VUF$ for DG1. In the other words, DG1 compensation effort is slightly lower.
Figs. 11(a) and 11(b) show the power sharing of this case. As seen, oscillations of after-compensation active and reactive powers are larger comparing equal $\Delta t_d$ case (Fig. 7).

C. Communication Link Failure

In this case, $\Delta t_{d1} = \Delta t_{d2} = 2$ sampling periods and $CSG_1 = CSG_2 = 1$. But, it is assumed that communication link to DG1 fails at $t=3.5$ sec. As seen in Fig. 12, after failure of DG1 communication link, $VUF$ is still tracked well; DG1 $VUF$ returns to before-compensation value (zero compensation effort). So, DG2 covers the absence of DG1 in unbalance compensation; thus, its $VUF$ increases.

Figs. 13(a) and 13(b) show the power sharing in this case. As seen, in addition to noticeable change of power in transient state, the steady-state reactive powers are not shared well.
A secondary control approach for compensation of PCC voltage unbalance in an islanded microgrid is presented. The compensation is achieved by proper control of DGs interface converter. Compensation references are transmitted through a low bandwidth communication link from the central secondary controller to local DGs controllers. The results show that the PCC voltage unbalance is compensated to the desired value in different simulation cases.

REFERENCES


<p>| TABLE I. CONTROL SYSTEM PARAMETERS |</p>
<table>
<thead>
<tr>
<th>Power Controllers</th>
<th>Virtual Impedance</th>
<th>Voltage Controller</th>
<th>Current Controller</th>
<th>Secondary PI Controller</th>
</tr>
</thead>
<tbody>
<tr>
<td>$m_p$</td>
<td>$m_l$</td>
<td>$n_p$</td>
<td>$E_p$</td>
<td>$q_y$</td>
</tr>
<tr>
<td>0.00003</td>
<td>0.00003</td>
<td>0.02</td>
<td>330</td>
<td>2π*50</td>
</tr>
</tbody>
</table>

| TABLE II. POWER STAGE PARAMETERS |
|-------------------------------|-------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| DG prime mover | inverter filter inductance | inverter filter capacitance | DG1 distribution line | DG2 distribution line | Unbalanced load | Balanced load |
| $V_{dc}$ (V) | $L$ (mH) | $C$ (μF) | $L_{11}$ (mH) | $L_{12}$ (mH) | $Z_{UB}$ (Ω) | $Z_d$ (Ω) |
| 650 | 1.8 | 25 | 3.6 | 1.8 | 550 | 50+j6.3 |

![Fig. 13. Power sharing: (a) active power, (b) reactive power (DG1 communication link failure at t=3.5sec)](image-url)