Low Energy High Speed Reed-Solomon Decoder Using Two parallel Modified Evaluator Inversionless Berlekamp-Massey


Abstract—This paper proposes a low power high throughput Reed Solomon decoder designed optimally for handheld devices under the DVB-H standard. This architecture is based on Decomposed Inversionless Berlekamp-Massey Algorithm (DiBM), where the error locator and evaluator polynomial can be computed sequentially. In the proposed architecture, a new scheduling of 6 Finite Field Multipliers (FFMs) is used to calculate the error locator polynomial in a two parallel way and these multipliers are reused to calculate the error evaluator polynomial in a novel architecture called two parallel modified evaluator decomposed inversionless Berlekamp-Massey (MEDIBM) to achieve low energy. This architecture is tested in a pipelined two parallel decoder. This decoder has been implemented by 0.13µm CMOS IBM standard cells for RS(204, 188) and gave gate count of 33K and area of 1.06 mm². Simulation results show this approach can work successfully at the data rate 100 Mbps with power dissipation of 0.262 mW.

I. INTRODUCTION

Among the various kinds of error correcting codes (ECC) in digital communication systems, Reed-Solomon (RS) code is especially suitable for the situation where long codes are needed, for example, Digital Video Broadcast-Handheld (DVB-H) system.

The conventional RS decoder architecture [1], can be summarized into four steps: 1) calculating the syndromes from the received codeword; 2) computing the error locator polynomial and the error evaluator polynomial; 3) finding the error locations; and 4) computing error values. It can be modeled with the block diagram shown in Figure 1.

The second step is considered the most complex part in RS decoding, there are two main approaches to compute the error locator and evaluator polynomials [1], the Berlekamp-Massey algorithm, and the Euclidean algorithm. Berlekamp-Massey algorithm gives lower complexity than the standard Euclidean algorithm [1].

In wireless communication applications most of RS architectures focused on low power consumption with a reasonable area. Figure 1 shows the conventional pipelined architectures for the conventional RS decoder. The bottleneck in this architecture is the syndrome and Chien search blocks where they need n clock cycles to finish, where n is the codeword length. The serial architecture [2] was only interest to minimize the area so this architecture suggests 3 FFMs implementation to compute \( \sigma(x) \) and \( W(x) \) with latency equal to \( 3t^2 + 3t \) clock cycles, where \( t \) is the number of symbols that can be corrected with this code so the throughput of this architecture is controlled by the syndrome circuit \( n \) clock cycles. An architecture for syndrome and Chien search blocks are proposed as two parallel syndrome and two parallel Chien search [3] where they need \( \frac{2}{3} \) clock cycles to finish which make the bottleneck of the architecture in the algorithm and according to that the throughput will be controlled of the latency of the algorithm, then the modified evaluator architecture [4] reduced the latency of the algorithm to be \( 2t^2 + 5t \) and according to this modification the throughput increased and controlled by the latency of the algorithm.

In this paper a two parallel modified evaluator architecture for Decomposed inversionless Berlekamp-Massey (DiBM) algorithm is proposed. In this architecture, the locator polynomial is calculated in two parallel way [5] which needs 6 FFMs in its calculations, then the error evaluator polynomial is efficiently implemented by reusing the 6 FFM to reduce the latency of the algorithm to be \( t^2 + 4t + 2 \) which transfers the bottlenecks to the two parallel syndrome block again and make the throughput controlled by the two parallel syndrome \( \frac{n}{2} \) clock cycles, so to support the same throughput for architecture [2] and the proposed architecture, the proposed architecture needs half the frequency which is used in architecture [2] which makes the power dissipation of the proposed architecture is better.

The organization of this paper is as follows: Section 2 introduces the fundamental decoding of Reed-Solomon codes and the main blocks of RS decoders. Section 3 presents the proposed architecture of the Key Equation Solver (KES) “two parallel modified evaluator architecture”. Section 4 discusses the architecture of the proposed decoder. Section 5 compares between the proposed architectures and other RS(204; 188) architectures. Finally, section 6 gives our conclusions.

II. REED SOLOMON CODE

RS codes are non-binary cyclic codes. RS\((n, k)\) codes on \( m \)-bit symbols exist for all \( n \) and \( k \) for which \( 0 < k < n \leq 2^m - 1 \), where \( k \) is the number of data symbols to be encoded, and \( n \) called codeword. This means that the RS encoder takes \( k \) data symbols and adds parity symbols (redundancy) of \( (n - k) \) symbols to make an \( n \) symbol codeword in systematic form. For the most conventional RS\((n, k)\) code \((n, k) = (2^m - 1, (2^m - 1) - 2t)\) where \( t \) is the number of symbols that can be corrected with this code, where \( t \) can be expressed as \( t = \lfloor (n - k)/2 \rfloor \)

The code generator polynomial \( g(x) \) of the code is

\[
g(x) = \prod_{i=0}^{n-k} \left( x - \alpha^{i+j} \right)^2
\]

(1)

Where \( j \) is an arbitrary integer and \( \alpha \) is a primitive element of the field \( \text{GF}(2^m) \), i.e. is a root of field generator polynomial.

Decoding process can be divided into four steps. The first step is to calculate the syndrome polynomial \( S(X) \) with 2t coefficients \( S_i \) from the received codeword \( R(x) \) as shown in equations, 3 and 4.
### III. ARCHITECTURE OF TWO PARALLEL MODIFIED EVALUATOR OF DiBMA ALGORITHM

#### A. Computation of the Error Locator Polynomial $\sigma(x)$

The Error Locator Polynomial $\sigma(x)$ in our architecture is computed in a 2t step iterative algorithm. The initial conditions are $D^{(0-1)} = 0$, $\delta = 1$, $\sigma^{(i-1)}(x) = T^{(i-1)}(x) = 1$, and $\Delta^{(0)} = S_1$ where $\sigma^{(i)}(x)$ is the ith step error locator polynomial and $\sigma^{(j)}(x)$s are the coefficients of $\sigma^{(i)}(x)$; $\Delta^{(i)}$ is the ith step discrepancy and $\delta$ is a previous nonzero discrepancy; $T^{(i)}(x)$ is an auxiliary polynomial and $D^{(i)}$ is an auxiliary degree variable in ith step.

Then the algorithm proceeds as for $i = 0$ to $2t - 1$:

$$
\begin{align*}
\sigma^{(0)}(x) &= \delta x T^{(0)}(x), \\
\Delta^{(0)} &= S_1 + \sigma_0^{(0)} + \sigma_1^{(0)} + \ldots + \sigma_i^{(0)} + \delta
\end{align*}
$$

if $\Delta^{(i)} = 0$ or $2D^{(i-1)} \geq i + 1$ then

$$
D^{(i)} = D^{(i-1)}, \quad T^{(i)}(x) = xT^{(i-1)}(x)
$$

else

$$
D^{(i)} = i + 1 - D^{(i-1)}, \quad \delta = \Delta^{(i)}, \quad T^{(i)}(x) = \sigma^{(i-1)}(x)
$$

The ith iteration can be decomposed into $\lfloor \frac{i+1}{2} \rfloor + 1$ cycles. In each cycle two coefficients from $\sigma^{(i)}(x)$ are calculated in parallel as shown in equations, 6 and 7, these coefficients need four FFMs. In the same clock cycle two partial results from the discrepancy $\Delta^{(i+1)}$ are calculated in parallel as shown in equation 9, this operation needs two FFMs. So it is clear that we need 6 FFMs in parallel in the proposed architecture to get the error locator polynomial $\sigma(X)$.

Define

$$
\begin{align*}
\sigma^{(i)}_{2j} &= \left\{ \begin{array}{ll}
\delta \sigma^{(i-1)}_{2j}, & \text{for } j = 0 \\
\delta \sigma^{(i-1)}_{2j} + \Delta^{(i)} T^{(i-1)}_{2j-1}, & \text{for } 1 \leq j \leq t
\end{array} \right. \\
\sigma^{(i)}_{2j+1} &= \left\{ \begin{array}{ll}
\delta \sigma^{(i-1)}_{2j+1}, & \text{for } 0 \leq j \leq t/2 \\
\Delta^{(i+1)} T^{(i)}_{2j+1}, & \text{for } j \leq t/2
\end{array} \right.
\end{align*}
$$

From equation 9, the computation of $\Delta^{(i+1)}$ and $\Delta^{(i+1)}$ requires $\sigma^{(i-1)}_{2j-1}$, $\sigma^{(i-1)}_{2j}$, $\Delta^{(i+1)}_{2j-1}$, and $\Delta^{(i+1)}_{2j+1}$ which have been computed at cycle $(j - 1)$. Similarly, from equations 6 and 7 at cycle $j$, the computation of $\sigma^{(i)}_{2j}$ and $\sigma^{(i)}_{2j+1}$ require $\Delta^{(i)}$ which has been computed at cycle 0 and $\sigma^{(i)}_{2j-1}$, and $\sigma^{(i)}_{2j+1}$ which have been computed at the $(i - 1)$th step.

The proposed architecture shown in Figure 2 computes $\sigma(x)$ and $W(x)$ with latency $t^2 + 4t$ clock cycles which makes the latency of our proposal lower than that of the serial [2] and the modified [4] architectures for all values of $t$. This enhancement leads to higher throughput and lower energy at the expense of a slight increase in area.

#### B. Efficient Computation Of Error Evaluator Polynomial $W(x)$

The conventional way to compute the error evaluator polynomial $W(x)$ using the Berlekamp-Massey algorithm is to do it after the computation of $\sigma(x)$ [1]. From the key equation and the Newton’s identity we could derive $W(x)$ as follows [2]:

$$
\begin{align*}
W(x) &= S(x)\sigma(x) \mod x^{2t} \\
&= (S_1 + S_2x + \ldots + S_{2t}x^{2t-1}) \\
&\quad \cdot (\sigma_0 + \sigma_1x + \ldots + \sigma_{i-1}x^{i-1}) \mod x^{2t} \\
&= W^{(0)} + W^{(1)}x + \ldots + W^{(t-1)}x^{t-1}
\end{align*}
$$

$$
\begin{align*}
W^{(i)} &= S_1\sigma_0 + S_i\sigma_1 + \ldots + S_1\sigma_i,
\end{align*}
$$

$$
i = 0, 1, \ldots, t - 1.
$$
The computation of $W(x)$ can be performed directly after computation of $\sigma(x)$. Note that the direct computation requires fewer multiplications than the iterative algorithm which computes many unnecessary intermediate results, but it needs a lot of FFMs.

The proposed architecture suggests a 6 FFM implementation to evaluate $\sigma(x)$ and $W(x)$. The error locator polynomial is evaluated using 6 FFMs. However, the error evaluator polynomial $W(x)$ reuses these 6 FFMs, as each $W^{(i)}$ can be calculated in one clock cycle where $i \leq 6$ then the remaining two coefficients each one is calculated in two clock cycles, as shown in Figure 2. Compared to the previously proposed parallel architectures [5] our architecture reduces the hardware complexity significantly. Compared to a previously proposed serial and serial modified evaluator architecture [2, 4] respectively, our architecture reduces the latency significantly because of the reduction of number of clock cycles which transfer the bottleneck of the pipelined architecture to the two parallel syndrome circuit and for the same throughput, the proposed architecture need half the frequency of architecture [2], and ~ 0.6 the frequency of architecture [4], which make our design more efficient in power consumption.

### IV. TWO PARALLEL RS DECODER ARCHITECTURE

In this paper a pipelined two parallel RS(204,188) decoder using two parallel Modified evaluator DiBM is presented. The decoder architecture consists of two parallel syndrome [3] block which calculates the syndromes from the received codewords in 102 clock cycles as shown in Figure 3(a). Figure 3(b) presents each two parallel syndrome cell. From the syndromes, the key equation solver (KES) block uses two parallel modified evaluator DiBM architecture to produce the error locator polynomial then the error evaluator polynomial as discussed in the previous section, the KES latency is 98 clock cycles. From the error locator and evaluator polynomials a Chien search algorithm is used to produce the error locations as shown in Figure 4(a).

The two parallel Chien search [3] circuit is used and Figure 4(b) presents the two parallel Chien search cell with latency 102 clock cycles, but in each clock cycle a new codeword is corrected, then Forney algorithm is used to calculate the error values. The two blocks are combined in one block as an error corrector block and Figure 4(c) presents the circuit diagram of the complete error corrector.

The bottleneck for this architecture is in the syndrome computation block as the two parallel syndrome circuit needs 102 clock cycles and the KES latency is 98 clock cycles and each Chien search and Forney need only one clock cycle to correct one codeword, therefore the total latency of our architecture will be 202 clock cycles.

![Figure 2. Implementation of the Two parallel decomposed inversionless Berlekamp-Massey algorithm](image)

![Figure 3. Syndrome Circuit](image)

**V. RESULTS AND COMPARISON**

The architecture was modeled in VHDL and simulated to verify its functionality. After complete verification of the design functionality, it was then synthesized using appropriate time and area constraints. Both simulation and synthesis steps were carried out on 0.13µm CMOS technology and optimized for a 1.2V supply voltage, we used this technology to make our comparison fair with the previously published architectures. The total number of gates for the proposed decoder is 33,000 from the synthesized results excluding the FIFO memory, and the clock frequency up to 660MHz. Simulation results show this approach can work successfully at the data rate 100Mbps with power dissipation of 0.266mW.

Table I shows a comparison between different architectures of RS(255,239) decoders. It is clear from the table that architectures [2], [9], [10], [11], and [12] have smaller area than the proposed architecture, but the proposed architecture has higher throughput so we can define another parameter that shows the value of the proposed design which is its "Efficiency". It is defined as follows:

$$\text{Efficiency} = \frac{\text{throughput}}{\# \text{Gates}}$$

A higher efficiency is better, as it comes from higher throughput and lower area. These results show that the proposed design is much better than most designs, The only design that has higher efficiency than the proposed design is [2]. Table II shows specific comparison between the proposed architecture and [2] in terms of power consumption for a constant throughput.

![Figure 4. Syndrome Circuit](image)
proposed architecture a two parallel syndrome and Chien search circuits are used. The KES block includes 6 FFMs which make our design between the serial architecture which uses 3 FFM and the parallel architectures which uses multiples of \( t \) FFMs. These 6 FFMs are scheduled in a clever way to lower the latency of the KES with a slight increase in area. This scheduling of multipliers has reduced the energy per symbol significantly. We have investigated hardware gate count, throughput, and energy per symbol for RS decoders. It is clear that the proposed architecture has the lowest latency and highest throughput compared to previous architectures. So our architecture optimizes the latency, throughput, and power consumption.

REFERENCES


VI. CONCLUSION

This paper presents a new architecture for a low energy high-speed pipelined two parallel RS(204, 188) decoder. In this

Table I

<table>
<thead>
<tr>
<th>Architecture</th>
<th>Technology (( \mu m ))</th>
<th>Total # of Gates</th>
<th>Clock (MHz)</th>
<th>Latency (clocks)</th>
<th>Latency (ns)</th>
<th>Throughput (Mbps)</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
<td>0.13</td>
<td>33,000</td>
<td>660</td>
<td>226</td>
<td>434.6</td>
<td>10,500</td>
<td>0.318</td>
</tr>
<tr>
<td>[2]</td>
<td>0.13</td>
<td>15,000</td>
<td>700</td>
<td>495</td>
<td>679</td>
<td>5,680</td>
<td>0.373</td>
</tr>
<tr>
<td>[4]</td>
<td>0.13</td>
<td>37,600</td>
<td>606</td>
<td>298</td>
<td>491.7</td>
<td>7,357</td>
<td>0.19566</td>
</tr>
<tr>
<td>[6]</td>
<td>0.18</td>
<td>49,200</td>
<td>200</td>
<td>512</td>
<td>2560</td>
<td>1,550</td>
<td>0.0315</td>
</tr>
<tr>
<td>[7]</td>
<td>0.13</td>
<td>53,200</td>
<td>660</td>
<td>355</td>
<td>537.9</td>
<td>5,300</td>
<td>0.09962</td>
</tr>
<tr>
<td>[8]</td>
<td>0.13</td>
<td>44,700</td>
<td>300</td>
<td>287</td>
<td>956.7</td>
<td>2,400</td>
<td>0.05369</td>
</tr>
<tr>
<td>[9]</td>
<td>0.18</td>
<td>20,614</td>
<td>400</td>
<td>312</td>
<td>1280</td>
<td>2,200</td>
<td>0.1525</td>
</tr>
<tr>
<td>[10]</td>
<td>0.18</td>
<td>18,400</td>
<td>640</td>
<td>519</td>
<td>811</td>
<td>5,022</td>
<td>0.273</td>
</tr>
<tr>
<td>[11]</td>
<td>0.13</td>
<td>24,600</td>
<td>625</td>
<td>513</td>
<td>820</td>
<td>5000</td>
<td>0.203</td>
</tr>
<tr>
<td>[12]</td>
<td>0.18</td>
<td>20,614</td>
<td>400</td>
<td>513</td>
<td>1283</td>
<td>3,200</td>
<td>0.155</td>
</tr>
</tbody>
</table>

Table II

<table>
<thead>
<tr>
<th>Technology (( \mu m ))</th>
<th>architecture [2]</th>
<th>proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td># Gates</td>
<td>15000</td>
<td>33000</td>
</tr>
<tr>
<td>Latency (clk cycles)</td>
<td>425</td>
<td>204</td>
</tr>
<tr>
<td>clk (MHz)</td>
<td>12.5</td>
<td>6.25</td>
</tr>
<tr>
<td>power (( \mu W ))</td>
<td>320</td>
<td>266</td>
</tr>
</tbody>
</table>

100 Mbps to be suitable for DVB-H application. It is clear that the proposed architecture in terms of power consumption is lower than [2] by 17% and this is very useful for the handheld devices in the DVB-H standard.

Figure 4. Error Corrector Block