

Design and Evaluation of High Speed Parallel Multiplier Using Low Power Data Compressors

Beryl Jancy. J¹ Benila. A²

¹P.G Scholar ²Associate Professor

^{1,2}Francis Xavier Engineering College, Tirunelveli,

Abstract— A Parallel multiplier using approximate compressors are proposed in this paper. The two new approximate 4-2 compressors are proposed that the simplified compressors have better power consumption than the optimized 4-2 compressor existing designs. These approximate compressors are then used in the restoration module of a Parallel multiplier. Four different schemes for utilizing the proposed approximate compressors are proposed and analyzed for a Parallel multiplier.

Key words: Parallel multiplier, Compressor, low power, high speed

I. INTRODUCTION

The multiplier is one of the vital hardware blocks in most of the digital and high performance systems such as digital signal processors and microprocessors. Addition and multiplication are extensively used operations in computer arithmetic. Multiplication can be thought as the repeated sum of partial products. During the past few decades, a gathering of various multiplier architectures have been published in the literature. With the recent progress in technology, many researchers have worked on the design of increasingly more effective multipliers. Their purpose at offering higher speed and lower power consumption even while occupying reduced silicon area. This makes them well-suited for various complex and portable VLSI circuit implementations. However, the truth remains that the area and speed are two incompatible performance constraints. Hence, innovating increased speed always grades in larger area. The Parallel multiplier basically multiplies two unsigned integers. In the proposed architecture, AND array for computing the partial products generation and the partial product reduction is accomplished by the use of approximate compressor structures. The approximate compressors designs have been proposed. However, these designs is a target for multiplication. It must be noted that the attitude improves over by utilizing a simplified multiplier block that is agreeable to approximate multiplication. Initially in this paper, two innovative approximate 4-2 compressors are analyzed.



Fig. 1: Proposed Architecture of Parallel Multiplier Using Approximate Compressors.

II. EXISTING DADA MULTIPLIER




Fig. 2: N:2 compressor circuit

The main objective of parallel multiplication is to reduce n numbers to two numbers. Therefore n:2 compressors have been extensively used in computer arithmetic. A n:2 compressor is usually a section of a circuit that reduces n numbers to two numbers when properly simulated. The n number of inputs which is given to the each circuit slice. The cin which comes from the previous compressor block and the cout goes to the next compressor block. Correspondingly, the two output bits are also referred to as the sum and carry. For the correct operation of the circuit, the following discrimination must be satisfied.

$$n + \omega_1 + \omega_2 + \omega_3 + \dots \leq 3 + 2\omega_1 + 4\omega_2 + 8\omega_3 + \dots$$

In general, 4:2 compressor consists of two full adder cells. The approximate compressors of both design 1 and design 2 compressors have number of incorrect results and thus producing the number of error rate. The equations governing the existing 4-2 compressor outputs are shown below

$$\text{Sum} = x_1 \oplus x_2 \oplus x_3 \oplus x_4 \oplus \text{Cin}$$

$$\text{Cout} = (x_1 \oplus x_2) x_3 + \overline{(x_1 \oplus x_2)} x_1$$

$$\text{Carry} = (x_1 \oplus x_2 \oplus x_3 \oplus x_4) \text{Cin} + \overline{(x_1 \oplus x_2 \oplus x_3 \oplus x_4)} x_4$$

In this section, two designs of an approximate 4:2 design 1 and design 2 compressor used in an Dadda multiplier. In the design of a dadda multiplier, the second component plays a fundamental role in terms of delay, power consumption and circuit complexity. The existing dadda multiplier uses AND gates to generate all partial products. In the second part, the approximate compressors of both design 1 and design 2 compressors which is used for

partial product reduction. In the last part, carry propagation adder which is used for final adder. There are four different stages of approximate compressor dadda multiplier. In the first stage ,the reduction part requires 2 half-adder, 2 full-adder and 8 compressors. In the second stage, reduction part requires 4 half-adder, 1 full-adder and 7 compressors. In the third stage ,the requires 1 half-adder, 1 full-adder and 10 compressors. In the last stage , the reduction part requires 2 half-adder and 10 compressors. The objectives of the approximate compressors of both design 1 and design 2 compressors are to reduce the delay and power consumption compared with an exact multipliers. power consumption, the error distances in the third and fourth stages of multiplier designs are expected In these designs , the delay is determined by the exact compressors . As a result, there is no improvement in delay for these dada multiplier using an approximate designs compared with an exact multipliers. However, approximate compressors of both design 1 and design 2 compressors decrease the power consumption and area. Despite the fact that the multipliers have better performance in terms of delay and to be drastically lower .

III. PROPOSED PARALLEL MULTIPLIER

In this section, two designs of an approximate compressor are proposed in a Parallel multiplier. Two different designs are proposed next to reduce the power consumption in a parallel multiplier. These compressor designs present extensive performance improvement compared to an accurate compressor with respect to delay, area and power consumption.

A. Design 1:




Fig. 3: 4:2 compressor

The 4:2 design 1 compressor consists of four inputs x_1, x_2, x_3, x_4 , two outputs sum and cout. But the carry is simplified to cin . The overall delay is reduced due to the critical path. The simplifications of carry and sum which is used to reduce the power consumption . The equations governing the 4:2 design 1 compressor outputs are shown below

$$\text{Sum}' = \overline{\text{Cin}} (\overline{x_1 \oplus x_2 + x_3 \oplus x_4})$$

$$\text{Cout}' = \overline{(x_1 x_2 + x_3 x_4)}$$

$$\text{Carry}' = \text{Cin}$$




Fig. 4: Implementation of 4:2 compressor

The 4:2 design 1 compressor gate level implementation as shown in the fig.5. The critical path of this 4:2 compressor has a static delay of 3Δ as compared to an existing compressors. Nevertheless, the propagation delay through the gates of this compressor design is lower than the one for the existing compressor.




Fig. 5: Gate Level Implementation of Design 1 Compressor

The XOR and XNOR signals are generated by the XOR*. The XOR* gate propagation delay is higher than the delay through a XNOR gate. Therefore, the critical path delay in the proposed compressor design is lower than in the existing compressor design. Furthermore, the total number of gates in the proposed design is extensively less than that in the optimized existing compressor designs.

B. Design 2:

A second design of an approximate compressor is proposed to further increase performance as well as reducing the power consumption compared to an previous proposed compressor design. The modified 4:2 design 2 compressor consists of four inputs x_1, x_2, x_3, x_4 and two outputs sum and carry eliminating cin and cout. In view of the fact that the

carry and cout outputs have the similar weight, the proposed equations for the approximate carry and cout in the preceding part can be interchanged. In this new modified compressor design, carry uses the right hand side of the equation and cout is constantly equal to cin. While , cin is zero in the first stage, cout and cin will be zero in all the stages. As a result , cin and cout can be neglected in the hardware design. Fig. 6 shows the block diagram of the modified 4:2 compressor . The equations governing the 4:2 design 2 compressor outputs are shown below

$$\text{Sum}' = \overline{(x1 \oplus x2 + x3 \oplus x4)}$$

$$\text{Carry}' = \overline{(x1 x2 + x3 x4)}$$




Fig. 6: Modified 4:2 Compressor

Fig. 7 shows the gate level implementation of the modified 4:2 compressor proposed design. The critical path delay of the modified 4:2 compressor design is 2Δ. Accordingly, it is 1Δ less than the earlier compressor designs. Likewise, a supplementary reduction in the number of gates is proficient.

IV. MULTIPLICATION

In this section, the bang of using the proposed compressors for parallel multiplication is scrutinized. A expeditious parallel multiplier is frequently tranquil of three parts_ partial product generation, partial product reduction and the final adder.






Fig. 7: Gate Level Implementation of Design 2 Compressor

In the design of a parallel multiplier using 4:2 design 1 and design 2 compressors, the second building block plays a deep-seated role in terms of delay, power

consumption and circuit complexity. The use of 4:2 design 1 and design 2 compressors in the partial product reduction of a parallel multiplier results in a reliable multiplier. A 8 _ 8 mysterious Parallel tree multiplier is considered to weigh up the brunt of using the proposed compressors in reliable multipliers. The proposed parallel multiplier uses in the first part AND gates to produce all partial products. In the second part, the 4:2 design 1 and design 2 compressors proposed to reduce the partial products. The last part is the final adder. Fig. 8a shows the cutback circuitry of an reliable parallel multiplier for n = 8. In this diagram, each partial product bit is symbolize by a dot. There are four different schemes of 4:2 design 1 and design 2 compressors for a parallel multiplier. In the first scheme ,the reduction part requires 4 half-adder, 4 full-adder and 10 compressors are applied to reduce the partial products into atleast four rows. In the second scheme or last scheme, the reduction part requires 4 half-adder, 6 full-adder and 2 compressors are used to calculate the two final rows of partial products. In the third scheme ,the requires 4 half-adder, 4 full-adder and 10 compressors are applied to reduce the partial products into atleast four rows. In the last stage ,the reduction part requires 3 half-adder ,5 full adder and 2 compressors are used to calculate the two final rows of partial products. Therefore, two stages of cutback and eight half-adders, ten full-adders and twelve compressors are indispensable in the cutback circuitry of an 4:2 design 1 parallel multiplier and seven half-adders, nine full-adders and twelve compressors are indispensable in the cutback circuitry of an 4:2 design 2 parallel multiplier.



(a)



(b)

Fig. 8: Cutback Circuitry Of An 8 _ 8 Parallel Multiplier, (A) Using Design 1 Compressors, (B) Using Design 2 Compressors.

In this paper, four methods are considered for designing an 4:2 design 1 and design 2 compressor for parallel multiplier.

- In the first method (Multiplier 1), 4:2 Design 1 compressor is used in Fig. 8a.
- In the second method (Multiplier 2), 4:2 Design 2 compressor is used in Fig. 8b. In view of the fact that the Design 2 does not have cin and cout, the cutback circuitry of the parallel multiplier requires a lower number of compressors .
- In the third method (Multiplier 3), 4:2 Design 1 compressor is used in the n - 1 least significant columns. The other most significant columns n in the cutback circuitry use reliable 4-2 compressors.
- In the fourth method (Multiplier 4), 4:2 Design 2 compressor are used in the n _ 1 least significant columns and the n most significant columns in the cutback circuitry respectively.

The objectives of the first two reliable multiplier designs are used to reduce the power consumption compared with an existing multiplier. But there is no improvement in area and delay for the 4:2 design 1 and design 2 compressor designs using a parallel multiplier compared with an existing multiplier. On the other hand, it is acknowledged that the exploitation reliable compressors in the least significant columns will decrease the power consumption.

V. RESULT AND ANALYSIS

8 Bit Parallel Multiplier using Design 1 compressor:




Fig. 9:

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	89	5472	1%
Number of 4 input LUTs	156	10944	1%
Number of bonded IOBs	34	240	14%
Number of GCLKs	1	32	3%

Fig. 10:

8 Bit Parallel Multiplier using Design 2 compressor:




Fig. 11:

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	88	5472	1%
Number of 4 input LUTs	155	10944	1%
Number of bonded IOBs	34	240	14%
Number of GCLKs	1	32	3%

Fig. 12:

Table of Comparison:

POWER:

Design	Total thermal power dissipation	Core dynamic thermal power dissipation	Core static thermal power dissipation	IO thermal power dissipation
Compressor 1	102.74mw	20.66mw	46.18mw	35.90mw
Compressor 2	60.07mw	1.59mw	46.13mw	12.34mw

Fig. 13:

AREA:

Design	16bit register	Flipflop	Total pins	Total combinational functions
Compressor 1	1	16	34/183(19%)	150/5.136(3%)
Compressor 2	1	16	34/183(19%)	150/5.136(3%)

Fig. 14:

DELAY:

Design	Before clock	After clock
Compressor 1	16.721ns	3.597 ns
Compressor 2	16.721ns	3.597 ns

Fig. 15:

CONCLUSION

In this paper, the design and analysis of a parallel multiplier using approximate compressors are proposed. The comparison result also shows that a significant reduction of power and area is achieved. The results prove that the proposed architecture is more efficient than the conservative one in terms of power consumption and area. The simulation and synthesis of a parallel multiplier is done in Xilinx ISM 13.2i and Quartus 9.0. The analysis is followed using design 1 and design 2 compressors. This progress may be well-matched for multiplication of numbers with in excess of 16 bit size for high speed applications. The power of the proposed multiplier can be discover to implement high performance multiplier in VLSI applications. Because the parallel multiplier using two different compressors are providing low power as compared to an existing multiplier. Further the work can be comprehensive for optimization of parallel multiplier to recover the delay.

REFERENCES

- [1] Amir Momeni, Jie Han, Paolo Montuschi, and Fabrizio Lombardi, "Design and Analysis of Approximate Compressors for Multiplication", IEEE Trans. Computers, VOL. 64, NO. 4, APRIL 2015.
- [2] J. Liang, J. Han, and F. Lombardi, "New metrics for the reliability of approximate and Probabilistic Adders," IEEE Trans. Computers, vol. 63, no. 9, pp. 1760–1771, Sep. 2013.
- [3] H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, "Bioinspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 57, no. 4, pp. 850–862, Apr. 2010.
- [4] Jiangmin Gu and Chip-Hong Chang, "Low Voltage, Low Power (5:2) Compressor Cell for fast arithmetic circuits," ICASSP 2003
- [5] D. Radhakrishnan and A. P. Preethy, "Low-Power CMOS pass logic 4-2 compressor for high-speed multiplication," in Proc. IEEE 43rd Midwest Symp. Circuits Syst., 2000, vol. 3, pp. 1296–1298.
- [6] C. Chang, J. Gu, and M. Zhang, "Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits," IEEE Trans. Circuits Syst., vol. 51, no. 10, pp. 1985–1997, Oct. 2004.
- [7] D. Radhakrishnan and A. P. Preethy, "Low-Power CMOS pass logic 4-2 compressor for high-speed multiplication," in Proc. IEEE 43rd Midwest Symp. Circuits Syst., 2000, vol. 3, pp. 1296–1298
- [8] Z. Wang, G. A. Jullien, and W. C. Miller, "A new design technique for column compression multipliers," IEEE Trans. Comput., vol. 44, no. 8, pp. 962–970, Aug. 1995.
- [9] J. Gu and C. H. Chang, "Ultra low-voltage, low-power 4-2 compressor for high speed multiplications," in Proc. 36th IEEE Int. Symp. Circuits Syst., Bangkok, Thailand, May 2003, pp. v-321–v-324.
- [10] M. Margala and N. G. Durdle, "Low-power low-voltage 4-2 compressors for VLSI Applications," in Proc. IEEE Alessandro Volta Memorial Workshop Low-Power Design, 1999, pp. 84–90.
- [11] B. Parhami, Computer Arithmetic; Algorithms and Hardware Designs, 2nd ed. London, U.K.: Oxford Univ. Press, 2010.
- [12] K. Prasad and K. K. Parhi, "Low-power 4-2 and 5-2 compressors," in Proc. 35th Asilomar Conf. Signals, Syst. Comput., 2001, vol. 1, pp. 129–133.
- [13] M. D. Ercegovic and T. Lang, Digital Arithmetic. Amsterdam, The Netherlands: Elsevier, 2003.
- [14] D. Baran, M. Aktan, and V. G. Oklobdzija, "Energy efficient implementation of parallel CMOS multipliers with improved compressors," in Proc. ACM/IEEE 16th Int. Symp. Low Power Electron. Design, 2010, pp. 147–152.
- [15] D. Kelly, B. Phillips, and S. Al-Sarawi, "Approximate signed binary integer multipliers for arithmetic data value speculation," in Proc. Conf. Design Architect. Signal Image Process., 2009, pp. 97–104.
- [16] J. Ma, K. Man, T. Krilavicius, S. Guan, and T. Jeong, "Implementation of high performance multipliers based on approximate compressor design," presented at the Int. Conf. Electrical and Control Technologies, Kaunas, Lithuania, 2011.
- [17] H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, "Bioinspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 57, no. 4, pp. 850–862, Apr. 2010.
- [18] M. J. Schulte and E. E. Swartzlander Jr., "Truncated multiplication with correction constant," in Proc. Workshop VLSI Signal Process. VI, 1993, pp. 388–396.
- [19] E. J. King and E. E. Swartzlander Jr., "Data dependent truncated scheme for parallel multiplication," in Proc. 31st Asilomar Conf. Signals, Circuits Syst., 1998, pp. 1178–1182.
- [20] P. Kulkarni, P. Gupta, and M. D. Ercegovic, "Trading accuracy for power in a multiplier architecture," J. Low Power Electron., vol. 7, no. 4, pp. 490–501, 2011.