

# Floating-Point Verification

John Harrison

Intel Corporation, JF1-13, 2111 NE 25th Avenue,  
Hillsboro OR 97124, USA. email: johnh@ichips.intel.com

## I. INTRODUCTION


Formal verification has become a well-established practice in parts of the hardware industry. A particularly notable success story has been in the area of floating-point arithmetic. Floating-point algorithms are often subtle and difficult to get right, and floating-point bugs have led to spectacular or costly problems in the past. On the other hand, they seem to lend themselves to relatively precise mathematical specification, and real industrial designs can be proved correct using current verification tools. We present a short survey of work in the area and outline how it fits into the wider world of formal methods.

## II. PROGRAMS, BUGS AND VERIFICATION

As most programmers know to their cost, writing programs that function correctly in all circumstances — or even saying what that means — is difficult. Most large programs contain ‘bugs’. In the past, hardware has been substantially simpler than software, but this difference is eroding, and current leading-edge microprocessors are also extremely complex and usually contain errors. It has often been noted that mere testing, even on clever sets of test cases, is usually inadequate to guarantee correctness on *all* inputs, since the number of possible inputs and internal states, while finite, is usually astronomically large. For example [16]:

As I have now said many times and written in many places: program testing can be quite effective for showing the presence of bugs, but is hopelessly inadequate for showing their absence.

The main alternative to testing is formal verification, where it is rigorously *proved* that the system functions correctly on all possible inputs. This involves forming mathematical models of the system and its intended behaviour and linking the two:



The facts that (i) getting a mathematical proof right is also difficult [15], and (ii) correctness of formal models does not necessarily imply correctness of the actual system [17] caused much controversy in the 70s. But it is now widely accepted that formal verification, with the proof itself checked by machine, gives a much greater degree of confidence than traditional techniques. The main impediment to greater use of formal verification is not these generalist philosophical objections, but just the fact that it's rather difficult.

## III. A PANORAMA OF FORMAL VERIFICATION

The introductory remarks may have suggested that verification and testing are antithetical approaches to correctness, but this is not so at all. Moreover, there are a number of approaches to formal verification that have quite different characteristics.

### *Verification versus testing*

The advantages of formal verification over testing are so clear that it hardly seems worth enumerating them. Set against that, however, is the great difficulty of performing formal correctness proofs. Even arriving at a precise mathematical specification of how a computer artifact *should* behave, let alone proving that it *does* so, can be remarkably difficult. Performing a complete formal verification is usually challenging, often demanding high levels of expertise in mathematics and programming as well as detailed understanding of the target.

However, there need not be such a black-and-white separation of verification and testing. One can consider intermediate possibilities where although a full formal correctness proof is not performed, a more than usually rigorous logical analysis, often using similar technology, is undertaken. Simple static checking of programs for type errors or uninitialized variables can be seen as the first step from a purely dynamic approach, testing particular values at runtime, to a logical analysis of the code itself. This can be gradually extended to cover, for example, array bounds checking, null pointer dereferencing and failure to subsequently deallocate all allocated resources.

Such intermediate levels of verification have achieved some notable successes, in finding bugs and giving partial correctness guarantees. For example, the Static Driver Verifier at Microsoft has helped to find non-trivial bugs in Windows device drivers [4]. Static analysis of the avionics software of the Airbus A380 has verified that it is impossible, under reasonable environmental assumptions, for a floating-point overflow exception to be raised.<sup>1</sup> In neither case has full

<sup>1</sup>See <http://www.di.ens.fr/~cousot/COUSOTtalks/AcadSci06.shtml> for a recent presentation of this work.

correctness been verified, but in both cases the level of assurance has been substantially increased.

Moreover, verification and testing can sometimes support each other. For example, one effective methodology for verifying certain floating-point square root algorithms [14] combines a relatively clean and simple analytical proof based on worst-case error bounds with the isolation of the relatively small number of possible inputs that the simple proof may not cover. A full correctness proof combines the high-level mathematical verification with explicit checking (albeit in a purely mathematical sense) of the exceptional cases. These cases, by design, are where floating-point rounding is particularly difficult because the decision between rounding up or down to the closest floating-point number is particularly fine. Thus, as well as being the foundation of a verification method, they make a very good set of test cases too.

#### *Hardware versus software*

Only in a few isolated safety-critical niches of the software industry is any kind of formal verification widespread, e.g. in avionics. But in the hardware industry, formal verification is widely practised, and increasingly seen as necessary. We can identify at least three reasons:

- Hardware is designed in a more modular way than most software. Constraints of interconnect layering and timing means that one cannot really design ‘spaghetti hardware’.
- More proofs in the hardware domain can be largely automated, reducing the need for intensive interaction by a human expert with the mechanical theorem-proving system.
- The potential consequences of a hardware error are greater, since such errors often cannot be patched or worked around, and may *in extremis* necessitate a hardware replacement.

#### *The spectrum of formal verification techniques*

There are many formal verification techniques in widespread use including:

- Propositional logic [44], [6], [43], [3], [9], [30], [18]
- Symbolic simulation [11], [8]
- Symbolic trajectory evaluation [42], [48]
- Temporal logic model checking [13], [35]
- Decidable subsets of first order logic [10], [46]
- First order automated theorem proving [40]
- Interactive theorem proving [27], [26]
- Higher-order logic theorem proving [19]

Such a range of competing approaches may seem surprising, but can be explained by the fact that, generally speaking, techniques with a more limited range of applicability have the compensatory advantage of permitting fuller and/or more efficient automation, or simply of fitting better into the traditional design flow. (For example, symbolic simulation is a natural generalization of standard testing methods.) The above list has been arranged on this basis, with the ‘limited but efficient’ methods first and the ‘general but inefficient’ ones at the end. Actually, they need not be considered as *competing* approaches; on the contrary there is considerable interest in

combining them [41], [24], [36]. Intel is actively pursuing the development of tools combining general higher-order theorem proving and other techniques such as symbolic trajectory evaluation and temporal logic model checking [1]. Such combinations have proved invaluable in several real hardware verification projects [32], [25]. Another ‘hybrid’ application of formal verification is to prove correctness of some of the CAD tools used to produce hardware designs [2] or even of the abstraction and reduction algorithms used to model-check large or infinite-state systems [12].

## IV. FLOATING-POINT VERIFICATION

Representation of real numbers on the computer is fundamental to much of applied mathematics, from aircraft control systems to weather forecasting. Most applications use floating-point approximations, though this raises significant mathematical difficulties because of rounding and approximation errors. Even if rounding is properly controlled, “bugs” in software using real numbers can be particularly subtle and insidious. Yet because real-number programs are often used in controlling and monitoring physical systems, the consequences can be catastrophic. A spectacular example is the destruction of the Ariane 5 rocket shortly after takeoff in 1996, owing to an uncaught floating-point exception. Less dramatic, but very costly and embarrassing to Intel, was an error in the FDIV (floating-point division) instruction of some early Intel® Pentium® processors in 1994 [34]. Intel set aside approximately \$475M to cover costs arising from this issue.

So it is not surprising that a considerable amount of effort has been applied to formal verification in the floating-point domain, not just at Intel [32], [25], but also at AMD [29], [38] and IBM [39], as well as in academia [23], [7]. Floating-point algorithms are in some ways an especially natural and appealing target for formal verification. It is not hard to come up with widely accepted formal specifications of how basic floating-point operations *should* behave. In fact, many operations are specified almost completely by the IEEE Standard governing binary floating-point arithmetic [22]. This gives a clear specification that high-level algorithms can rely on, and which implementors of instruction sets and compilers need to realize. In some other respects though, floating-point operations present a difficult challenge for formal verification.

In many other areas of verification, significant success has been achieved using highly automated techniques, usually based on a Boolean or other finite-state model of the state of the system. But it is less easy to verify non-trivial floating-point arithmetic operations using such techniques. The natural specifications, including the IEEE Standard, are based on real numbers, not bit-strings. While simple adders and multipliers can be specified quite naturally in Boolean terms, this becomes progressively more difficult when one considers division and square root, and seems quite impractical for transcendental functions. So while model checkers and similar tools are of great value in dealing with low-level details, at least some parts of the proof must be constructed in general theorem proving systems that enable one to talk about high-level mathematics.

For verification of the arithmetic hardware itself, most work at Intel is based on a tool that effectively combines a general theorem prover and a rich array of automated model checking techniques. As a paradigmatic example of how it may be used, a divider circuit might be verified by an inductive proof that certain invariants are maintained, while the circuit-level details are verified by symbolic trajectory evaluation [32], [25]. As the floating-point algorithms become higher-level, e.g. implementing transcendental functions like  $\sin$  on top of the hardware primitives, automated enumerative techniques become less useful, and the key is a programmable environment for general mathematical proofs.

There are many theorem proving programs with different strengths and weaknesses [47]. Several of these, including at least ACL2, Coq, HOL Light and PVS, have been applied to floating-point verification. Our own work is conducted using the HOL Light system [20].<sup>2</sup> This is a general framework for verification of mathematical proofs, based on higher-order logic, implemented using a very simple kernel of basic logical inference rules, to provide a high level of assurance.

## V. A TYPICAL HIGH-LEVEL VERIFICATION

To give a flavour of what the verification of a typical high-level floating-point algorithm involves, consider the  $\sin/\cos$  algorithm described in [21]. As usual in modern transcendental function implementations [45], [31], the algorithm can be considered as three phases: (i) initial range reduction, (ii) core computation, (iii) reconstruction.

For our trigonometric functions, the initial argument  $x$  is reduced modulo  $\pi/2$ . Mathematically, for any real  $x$  we can always write:

$$x = N(\pi/2) + r$$

where  $N$  is an integer (the closest to  $x \cdot \frac{2}{\pi}$ ) and  $|r| \leq \pi/4$ . The core approximation is then a polynomial approximation to  $\sin(r)$  or  $\cos(r)$  as appropriate, similar to a truncation of the familiar Taylor series:

$$\begin{aligned} \sin(x) &= x - \frac{x^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!} + \dots \\ \cos(x) &= 1 - \frac{x^2}{2!} + \frac{x^4}{4!} - \frac{x^6}{6!} + \dots \end{aligned}$$

but with the pre-stored coefficients computed numerically to minimize the maximum error over  $r$ 's range, using the so-called *Remez algorithm* [37]. Finally, the reconstruction phase: to obtain either  $\sin(x)$  and/or  $\cos(x)$ , just return one of  $\sin(r)$ ,  $\cos(r)$ ,  $-\sin(r)$  or  $-\cos(r)$  depending on  $N$  modulo 4, e.g.  $\sin((4M+3)(\pi/2) + r) = -\cos(r)$ . In order to verify this algorithm we need to prove:

- The range reduction to obtain  $r$  is done accurately. This is by no means trivial since large floating-point numbers can come very close to multiples of  $\pi/2$ . We need to formalize some elementary theorems from diophantine approximation.

- The mathematical facts used to reconstruct the result from components are applicable. In this case, this just amounts to a few trigonometric identities, but is sometimes more involved.
- Stored constants such as the approximations to  $\pi$  and the polynomial coefficients are sufficiently accurate. This involves a combination of high-level mathematics and actual numerical approximation.
- The power series approximation does not introduce too much error in approximation. The power series used are not Taylor expansions with a simple analytical error bound, so more general means must be employed.
- The rounding errors involved in computing with floating point arithmetic are within bounds. Every computation in the machine may deviate from its exact mathematical counterpart, and all the errors must be checked, bounded, and approved.

Most of these parts are non-trivial. Moreover, some of them require more pure mathematics than might be expected. Some parts (e.g. accumulating and bounding rounding errors) are unbearably tedious to do without programmability and machine checking, yet much of the high-level mathematics is beyond simple automated verification tools. Thus the use of a general framework such as HOL Light seems essential.

## VI. CONCLUDING REMARKS

Formal verification is becoming established as best practice in several important niches of the hardware industry; this paper has just given a brief overview of the rich variety of methods in use. For more detail on hardware verification see [28], [33] as well as the recent lectures in [5].

## REFERENCES

- [1] M. D. Aagaard, R. B. Jones, and C.-J. H. Seger, "Lifted-FL: A pragmatic implementation of combined model checking and theorem proving," in *Theorem Proving in Higher Order Logics: 12th International Conference, TPHOLS'99*, ser. Lecture Notes in Computer Science, Y. Bertot, G. Dowek, A. Hirschowitz, C. Paulin, and L. Théry, Eds., vol. 1690. Nice, France: Springer-Verlag, 1999, pp. 323–340.
- [2] M. Aagaard and M. Leiser, "Verifying a logic synthesis tool in NuPrL: A case study in software verification," in *Computer Aided Verification: Proceedings of the Fourth International Workshop, CAV'92*, ser. Lecture Notes in Computer Science, G. v. Bochmann and D. K. Probst, Eds., vol. 663. Montreal, Canada: Springer Verlag, 1994, pp. 69–81.
- [3] P. A. Abdulla, P. Bjesse, and N. Eén, "Symbolic reachability analysis based on SAT-solvers," in *Tools and Algorithms for the Construction and Analysis of Systems (TACAS'00)*, ser. Lecture Notes in Computer Science, S. Graf and M. Schwartzbach, Eds., vol. 1785. Springer-Verlag, 2000.
- [4] T. Ball, E. Bounimova, B. Cook, V. Levin, J. Lichtenberg, C. McGarvey, B. Ondrusek, S. Rajamani, and A. Ustuner, "Thorough static analysis of device drivers," in *Proceedings of EuroSys'06, the European Systems Conference*, 2006.
- [5] M. Bernardo and A. Cimatti, Eds., *Formal Methods for Hardware Verification, 6th International School on Formal Methods for the Design of Computer, Communication, and Software Systems, SFM 2006*, ser. Lecture Notes in Computer Science, vol. 3965. Bertinoro, Italy: Springer-Verlag, 2006.
- [6] A. Biere, A. Cimatti, E. M. Clarke, and Y. Zhu, "Symbolic model checking without BDDs," in *Proceedings of the 5th International Conference on Tools and Algorithms for Construction and Analysis of Systems*, ser. Lecture Notes in Computer Science, vol. 1579. Springer-Verlag, 1999, pp. 193–207.
- [7] S. Boldo, "Preuves formelles en arithmétiques à virgule flottante," Ph.D. dissertation, ENS Lyon, 2004, available on the Web from <http://www.ens-lyon.fr/LIP/Pub/Rapports/PhD/PhD2004/PhD2004-05.pdf>.

<sup>2</sup>See also <http://www.cl.cam.ac.uk/~jrh13/hol-light/>

- [8] R. E. Bryant, "Symbolic verification of MOS circuits," in *Proceedings of the 1985 Chapel Hill Conference on VLSI*, H. Fuchs, Ed. Computer Science Press, 1985, pp. 419–438.
- [9] —, "Graph-based algorithms for Boolean function manipulation," *IEEE Transactions on Computers*, vol. C-35, pp. 677–691, 1986.
- [10] J. R. Burch and D. L. Dill, "Automatic verification of pipelined microprocessor control," in *Computer Aided Verification, 6th International Conference, CAV '94*, ser. Lecture Notes in Computer Science, D. L. Dill, Ed., vol. 818. Stanford CA, USA: Springer-Verlag, 1994, pp. 68–80.
- [11] W. C. Carter, W. H. Joyner, and D. Brand, "Symbolic simulation for correct machine design," in *Proceedings of the 16th ACM/IEEE Design Automation Conference*. IEEE Computer Society Press, 1979, pp. 280–286.
- [12] C.-T. Chou and D. Peled, "Formal verification of a partial-order reduction technique for model checking," *Journal of Automated Reasoning*, vol. 23, pp. 265–298, 1999.
- [13] E. M. Clarke and E. A. Emerson, "Design and synthesis of synchronization skeletons using branching-time temporal logic," in *Logics of Programs*, ser. Lecture Notes in Computer Science, D. Kozen, Ed., vol. 131. Yorktown Heights: Springer-Verlag, 1981, pp. 52–71.
- [14] M. Cornea-Hasegan, "Proving the IEEE correctness of iterative floating-point square root, divide and remainder algorithms," *Intel Technology Journal*, vol. 1998-Q2, pp. 1–11, 1998, available on the Web as [http://developer.intel.com/technology/itj/q21998/articles/art\\_3.htm](http://developer.intel.com/technology/itj/q21998/articles/art_3.htm).
- [15] R. DeMillo, R. Lipton, and A. Perlis, "Social processes and proofs of theorems and programs," *Communications of the ACM*, vol. 22, pp. 271–280, 1979.
- [16] E. W. Dijkstra, *A Discipline of Programming*. Prentice-Hall, 1976.
- [17] J. H. Fetzer, "Program verification: The very idea," *Communications of the ACM*, vol. 31, pp. 1048–1063, 1988.
- [18] E. Goldberg and Y. Novikov, "BerkMin: a fast and robust Sat-solver," in *Design, Automation and Test in Europe Conference and Exhibition (DATE 2002)*, C. D. Kloos and J. D. Franca, Eds. Paris, France: IEEE Computer Society Press, 2002, pp. 142–149.
- [19] M. J. C. Gordon and T. F. Melham, *Introduction to HOL: a theorem proving environment for higher order logic*. Cambridge University Press, 1993.
- [20] J. Harrison, "HOL Light: A tutorial introduction," in *Proceedings of the First International Conference on Formal Methods in Computer-Aided Design (FMCAD'96)*, ser. Lecture Notes in Computer Science, M. Srivas and A. Camilleri, Eds., vol. 1166. Springer-Verlag, 1996, pp. 265–269.
- [21] —, "Formal verification of floating point trigonometric functions," in *Formal Methods in Computer-Aided Design: Third International Conference FMCAD 2000*, ser. Lecture Notes in Computer Science, W. A. Hunt and S. D. Johnson, Eds., vol. 1954. Springer-Verlag, 2000, pp. 217–233.
- [22] IEEE, "Standard for binary floating point arithmetic," The Institute of Electrical and Electronic Engineers, Inc., 345 East 47th Street, New York, NY 10017, USA, ANSI/IEEE Standard 754-1985, 1985.
- [23] C. Jacobi, "Formal verification of a fully IEEE compliant floating point unit," Ph.D. dissertation, University of the Saarland, 2002, available on the Web as <http://engr.smu.edu/~seidel/research/diss-jacobi.ps.gz>.
- [24] J. J. Joyce and C. Seger, "The HOL-Voss system: Model-checking inside a general-purpose theorem-prover," in *Proceedings of the 1993 International Workshop on the HOL theorem proving system and its applications*, ser. Lecture Notes in Computer Science, J. J. Joyce and C. Seger, Eds., vol. 780. UBC, Vancouver, Canada: Springer-Verlag, 1993, pp. 185–198.
- [25] R. Käivola and M. D. Aagaard, "Divider circuit verification with model checking and theorem proving," in *Theorem Proving in Higher Order Logics: 13th International Conference, TPHOLs 2000*, ser. Lecture Notes in Computer Science, M. Aagaard and J. Harrison, Eds., vol. 1869. Springer-Verlag, 2000, pp. 338–355.
- [26] M. Kaufmann, P. Manolios, and J. S. Moore, *Computer-Aided Reasoning: ACL2 Case Studies*. Kluwer, 2000.
- [27] —, *Computer-Aided Reasoning: An Approach*. Kluwer, 2000.
- [28] T. Kropf, *Introduction to Formal Hardware Verification*. Springer-Verlag, 1999.
- [29] J. S. Moore, T. Lynch, and M. Kaufmann, "A mechanically checked proof of the correctness of the kernel of the AMD5<sub>K</sub>86 floating-point division program," *IEEE Transactions on Computers*, vol. 47, pp. 913–926, 1998.
- [30] M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik, "Chaff: Engineering an efficient SAT solver," in *Proceedings of the 38th Design Automation Conference (DAC 2001)*. ACM Press, 2001, pp. 530–535.
- [31] J.-M. Muller, *Elementary functions: Algorithms and Implementation*. Birkhäuser, 1997.
- [32] J. O'Leary, X. Zhao, R. Gerth, and C.-J. H. Seger, "Formally verifying IEEE compliance of floating-point hardware," *Intel Technology Journal*, vol. 1999-Q1, pp. 1–14, 1999, available on the Web as [http://developer.intel.com/technology/itj/q11999/articles/art\\_5.htm](http://developer.intel.com/technology/itj/q11999/articles/art_5.htm).
- [33] D. A. Peled, *Software Reliability Methods*. Springer-Verlag, 2001.
- [34] V. R. Pratt, "Anatomy of the Pentium bug," in *Proceedings of the 5th International Joint Conference on the theory and practice of software development (TAPSOFT'95)*, ser. Lecture Notes in Computer Science, P. D. Mosses, M. Nielsen, and M. I. Schwartzbach, Eds., vol. 915. Aarhus, Denmark: Springer-Verlag, 1995, pp. 97–107.
- [35] J. P. Queille and J. Sifakis, "Specification and verification of concurrent programs in CESAR," in *Proceedings of the 5th International Symposium on Programming*, ser. Lecture Notes in Computer Science, vol. 137. Springer-Verlag, 1982, pp. 195–220.
- [36] S. Rajan, N. Shankar, and M. K. Srivas, "An integration of model-checking with automated proof-checking," in *Computer-Aided Verification: CAV '95*, ser. Lecture Notes in Computer Science, P. Wolper, Ed., vol. 939. Liege, Belgium: Springer-Verlag, 1995, pp. 84–97.
- [37] M. E. Remes, "Sur le calcul effectif des polynomes d'approximation de Tchebichef," *Comptes Rendus Hebdomadaires des Séances de l'Académie des Sciences*, vol. 199, pp. 337–340, 1934.
- [38] D. Rusinoff, "A mechanically checked proof of IEEE compliance of a register-transfer-level specification of the AMD-K7 floating-point multiplication, division, and square root instructions," *LMS Journal of Computation and Mathematics*, vol. 1, pp. 148–200, 1998, available on the Web at <http://www.onr.com/user/russ/david/k7-div-sqrt.html>.
- [39] J. Sawada, "Formal verification of divide and square root algorithms using series calculation," in *3rd International Workshop on the ACL2 Theorem Prover and its Applications*, D. Borriore, M. Kaufmann, and J. Moore, Eds. University of Grenoble, 2002, pp. 31–49.
- [40] J. M. Schumann, *Automated Theorem Proving in Software Engineering*. Springer-Verlag, 2001.
- [41] C. Seger and J. J. Joyce, "A two-level formal verification methodology using HOL and COSMOS," Department of Computer Science, University of British Columbia, 2366 Main Mall, University of British Columbia, Vancouver, B.C, Canada V6T 1Z4, Technical Report 91-10, 1991.
- [42] C.-J. H. Seger and R. E. Bryant, "Formal verification by symbolic evaluation of partially-ordered trajectories," *Formal Methods in System Design*, vol. 6, pp. 147–189, 1995.
- [43] M. Sheeran and G. Stålmarck, "A tutorial on Stålmarck's proof procedure for propositional logic," *Formal Methods in System Design*, vol. 16, pp. 23–58, 2000.
- [44] G. Stålmarck and M. Säflund, "Modeling and verifying systems and software in propositional logic," in *Safety of Computer Control Systems, 1990 (SAFECOMP '90)*, B. K. Daniels, Ed. Gatwick, UK: Pergamon Press, 1990, pp. 31–36.
- [45] P. T. P. Tang, "Table-lookup algorithms for elementary functions and their error analysis," in *Proceedings of the 10<sup>th</sup> Symposium on Computer Arithmetic*, P. Komerup and D. W. Matula, Eds., 1991, pp. 232–236.
- [46] M. N. Velev and R. E. Bryant, "Superscalar processor verification using efficient reduction of hte logic of equality with uninterpreted functions to propositional logic," in *Correct Hardware Design and Verification Methods, 10th IFIP WG 10.5 Advanced Research Working Conference, CHARME '99*, ser. Lecture Notes in Computer Science, L. Pierre and T. Kropf, Eds., vol. 1703. Bad Herrenalb, Germany: Springer-Verlag, 1999, pp. 37–53.
- [47] F. Wiedijk, *The Seventeen Provers of the World*, ser. Lecture Notes in Computer Science. Springer-Verlag, 2006, vol. 3600.
- [48] J. Yang, "A theory for generalized symbolic trajectory evaluation," in *Proceedings of the 2000 Symposium on Symbolic Trajectory Evaluation*, Chicago, 2000, available via <http://www.intel.com/research/sc/stesympsite.htm>.