Towards formal verification on the system level p. 2
Formal specification and verification of embedded system with shared resources p. 8
Automated hardware synthesis from formal specification using SAT solvers p. 15
ASET : a formal model for system emulation and verification p. 21
TLCharts : armor-plating Harel statecharts with temporal logic conditions p. 29
Improvement of compiled instruction set simulator by increasing flexibility and reducing compile time p. 38
Characterizing power consumption and delay of functional/library components for hardware/software co-design of embedded systems p. 45
Automatic generation of a simulation compiler by a HW/SW co-design system p. 53
Co-validation environment for memory card compatibility test : a case study p. 62
Network interface generation for MPSOC : from communication service requirements to RTL implementation p. 66
Rapid prototyping and performance analysis for CDMA2000 p. 70
State pruning for test vector generation for a multiprocessor cache coherence protocol p. 74
An efficient architecture for the implementation of message passing programming model on massive multiprocessor p. 80
Automatic building of executable models for abstract SoC architectures made of heterogeneous subsystems p. 88
Hardware-assisted simulation and evaluation of IP cores using FPGA-based rapid prototyping boards p. 96
High level synthesis methodology from C to FPGA used for a network protocol communication p. 103
Domain driven software development - a world of transformations p. 110
Automatic generation of virtual prototypes p. 114
Rapid software prototyping using visual language techniques p. 119
Generation of distributed programs in their target execution environment p. 127
Approaching interoperability from the bottom up : a lattice structure for the object-oriented method for interoperability (OOMI) p. 135
Self-reconfiguration of communication interfaces p. 144
Multi-user FPGA co-simulation over TCP/IP p. 151
SystemC model of a MPEG-2 DVB-T bit-rate measurement architecture for FPGA implementation p. 157
Rapid prototyping of a co-designed Java virtual machine p. 164
Transmission systems prototyping based on stateflow/simulink models p. 174
A case study on rapid prototyping of hardware systems : the effect of CAD tool capabilities, design flows, and design styles p. 180
Rapid prototyping of an integrated testing and debugging unit p. 187
Transaction-level prototyping of a UMTS outer-modem for system-on-chip validation and architecture exploration p. 193
Modeling and simulation of system-of-systems timing constraints with UML-RT and OMNeT++ p. 202
Abstract RTOS modeling for embedded systems p. 210
Architecture exploration of a large scale system p. 217
Real time prototyping of broadband wireless LAN systems p. 226
Implementation of a channel equalizer for OFDM wireless LANs p. 232
Prototyping with a bio-inspired reconfigurable chip p. 239

Table of Contents provided by Blackwell's Book Services and R.R. Bowker. Used with permission.