Proceedings

Seventh International Conference on Application of Concurrency to System Design

ACSD 2007

10-13 July 2007 • Bratislava, Slovak Republic

Los Alamitos, California
Washington • Tokyo
Table of Contents

Foreword .................................................................................................................................................. viii
ACSD 2007 Organization ....................................................................................................................... ix
Program Committee ............................................................................................................................... x
Additional Reviewers ............................................................................................................................ xi

Invited Papers

Finding Structure in Unstructured Processes: The Case for Process Mining ............................................. 3
W. M. P. van der Aalst and C. W. Günther

Synthesis and Control of Asynchronous and Distributed Systems............................................................... 13
Philippe Darondeau

Composable Guarded Atomic Actions: A Bridging Model for SoC Design ............................................ 23
Rishiyur S. Nikhil

Mapping Applications to Tiled Multiprocessor Embedded Systems...................................................... 29
Lothar Thiele, Iuliana Baticvarov, Wolfgang Haid, and Kai Huang

Regular Papers

Emptiness Check of Powerset Büchi Automata Using Inclusion Tests.................................................... 41
Souheib Baarir and Alexandre Duret-Lutz

Hazard Checking of Timed Asynchronous Circuits Revisited.................................................................... 51
Frédéric Béal, Tomohiro Yoneda, and Chris J. Myers
<table>
<thead>
<tr>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A More Efficient Time Petri Net State Space Abstraction Preserving</td>
<td>61</td>
</tr>
<tr>
<td>Hanifa Boucheneb and Hind Rakkay</td>
<td></td>
</tr>
<tr>
<td>A Formal Model for Integrating Multiple Views</td>
<td>71</td>
</tr>
<tr>
<td>J. K. F. Bowles and B. Bordbar</td>
<td></td>
</tr>
<tr>
<td>Using CTL Formulae as Component Abstraction in a Design and Verification Flow</td>
<td>80</td>
</tr>
<tr>
<td>Cécile Braunstein and Emmanuelle Encrenaz</td>
<td></td>
</tr>
<tr>
<td>Sensor Minimization Problems with Static or Dynamic Observers for Fault Diagnosis</td>
<td>90</td>
</tr>
<tr>
<td>Franck Cassez, Stavros Tripakis, and Karine Altisen</td>
<td></td>
</tr>
<tr>
<td>The Design of Virtual Self-Timed Block for Activity Communication in SOC</td>
<td>100</td>
</tr>
<tr>
<td>Yuan Chen, Fei Xia, Delong Shang, and Alex Yakovlev</td>
<td></td>
</tr>
<tr>
<td>Modelling Mobility in High-Level Petri Nets</td>
<td>110</td>
</tr>
<tr>
<td>Raymond Devillers, Hanna Klaudel, and Maciej Koutny</td>
<td></td>
</tr>
<tr>
<td>Platform-Scalable Task Partition and Multilevel Buffering in Multi-processor Plessey Corner Detector</td>
<td>120</td>
</tr>
<tr>
<td>Guan Yu, Gauthier Lafruit, and Peter Schelkens</td>
<td></td>
</tr>
<tr>
<td>A Model-Driven Design Approach for Mechatronic Systems</td>
<td>127</td>
</tr>
<tr>
<td>Jinfeng Huang, Jeroen Voeten, Marcel Groothuis, Jan Broenink, and Henk Corporaal</td>
<td></td>
</tr>
<tr>
<td>Efficient Automatic Resolution of Encoding Conflicts Using STG Unfoldings</td>
<td>137</td>
</tr>
<tr>
<td>Victor Khomenko</td>
<td></td>
</tr>
<tr>
<td>Output-Determinacy and Asynchronous Circuit Synthesis</td>
<td>147</td>
</tr>
<tr>
<td>Victor Khomenko, Mark Schaefer, and Walter Vogler</td>
<td></td>
</tr>
<tr>
<td>Synthesis of Petri Nets from Finite Partial Languages</td>
<td>157</td>
</tr>
<tr>
<td>Robert Lorenz, Robin Bergenthum, Jörg Desel, and Sebastian Mauser</td>
<td></td>
</tr>
<tr>
<td>Testing the Executability of Scenarios in General Inhibitor Nets</td>
<td>167</td>
</tr>
<tr>
<td>Robert Lorenz, Sebastian Mauser, and Robin Bergenthum</td>
<td></td>
</tr>
<tr>
<td>Real-Time Process Algebra with Stochastic Delays</td>
<td>177</td>
</tr>
<tr>
<td>J. Markovski and E. P. de Vink</td>
<td></td>
</tr>
<tr>
<td>Structural Conditions for Model-Checking of Parameterized Networks</td>
<td>187</td>
</tr>
<tr>
<td>Siamak Nazari and John Thistle</td>
<td></td>
</tr>
<tr>
<td>Asynchronous Data Path Models</td>
<td>197</td>
</tr>
<tr>
<td>Danil Sokolov, Ivan Poliakov, and Alex Yakovlev</td>
<td></td>
</tr>
</tbody>
</table>
Tool Papers

RAPORT—A Knowledge Support System for Administrative Workflow Processes......................................................................................................................211
  I. Budinská, V. Oravec, E. Gatial, M. Laclavík, M. Šeleng, Z. Balogh,
  B. Frankovicˇ, R. Forgáˇc, I. Mokriš, and L. Hluchyˇ

Sarir: A Rebeca to mCRL2 Translator ............................................................................................216

Tutorial

Sensor and Ad Hoc Wireless Networks............................................................................................223
  Martin Drozda

Extended Abstracts

Modelling Latency-Insensitive Systems in CSP................................................................................231
  Hemangee K. Kapoor

Multicomponent Compatibility and Its Verification............................................................................233
  Donald C. Craig and Wlodek M. Zuberek

SAT-Based Unbounded Model Checking of Timed Automata ..............................................................236
  Wojciech Penczek and Maciej Szreter

An Algebraic Approach to Multi-valued Model Checking .................................................................238
  Jinzhao Wu and Lin Zhao

Towards Hilbertian Formal Methods..............................................................................................240
  Marius C. Bujorianu and Manuela L. Bujorianu

Author Index .......................................................................................................................................243