A New Array Architecture for Prime-Length Discrete Cosine Transform

Jiun-In Guo, Chi-Min Liu, and Chein-Wei Jen

Abstract—A new approach to derive a systolic algorithm for prime-length discrete cosine transform (DCT) is proposed. It makes use of the input/output (I/O) data permutations and the symmetry property of cosine kernels such that the proposed array possesses outstanding performance in hardware cost of the processing elements (PE’s), average computation time, and the I/O cost.

I. INTRODUCTION

The discrete cosine transform (DCT) has been widely used in image coding for its near-optimal performance [1]. Since the DCT is computation intensive, the development of high-speed hardware is necessary in many real-time applications. Systolic arrays are an appropriate architecture to meet the requirements of both high processing speeds and VLSI implementation. However, the computing algorithms encapsulated within systolic arrays need to be developed specifically.

Recently, there were some systolic array architectures [2]-[6] proposed to realize one-dimensional DCT. These architectures can be categorized into linear array architectures [2]-[4] and two-dimensional array architectures [5], [6]. Although the two-dimensional arrays can attain higher speeds than one-dimensional arrays, the hardware complexity of PE’s and the control complexity of these two-dimensional arrays are generally higher than those of linear arrays. Furthermore, the two-dimensional arrays need high I/O bandwidth and a large number of I/O channels to attain the higher speeds, unless most operands are preloaded into the arrays instead of being supplied from the input ports. But additional overheads are needed if the operands are preloaded into the arrays like the two-dimensional array in [5]. Considering for example the array in [6], the average computation time for N-point DCT is ($N^2 + 4\sqrt{N}$) cycles, while the number of multipliers in the array is $(4N^2 + 4\sqrt{N})$, if the clock cycle is assumed to be the consumption time of one multiplier. In addition, undesirable features such as the complex control problems, high I/O bandwidth, and a large number of I/O channels are still accompanied with the array in [6]. The attractive feature of linear arrays is that the I/O bandwidth and the number of I/O channels can be kept independent of the DCT length if the I/O channels exist only at the two extreme ends of a linear array. As discussed in [8], the high I/O bandwidth required for most systolic arrays would limit computing speeds. Hence, linear arrays should be a feasible architecture for a systolic

REFERENCES


To simultaneously consider the hardware cost, the I/O bandwidth, and the number of I/O channels, a systolic algorithm for prime length DCT is derived in this correspondence. The design approach utilizes the input and output data permutations accompanied with the symmetry property of the cosine kernels such that the proposed array can retain most I/O channels at the two extremes ends and simultaneously attain good performance in average computation time, hardware cost of the PE’s, and the number of the PE’s. The performance of the proposed array and that of the linear arrays in [2]–[4] are discussed in Section III. From Section III, we can see that the proposed array possesses better performance than the arrays [2], [3] in the hardware cost of the PE’s, the average computation time, the number of I/O channels, and the I/O bandwidth. Moreover, it also possesses better performance than the array [4] in the hardware cost of the PE’s. The overheads of the proposed array include some additional shift registers, latches, multiplexers, a demultiplexer, and a switching element for solving control problems. Basically, these overheads are minor as compared with the savings in regard to the hardware cost of the PE’s in the array. This correspondence is arranged as follows. Section II describes the derivation of the computing algorithm encapsulated in the array. Section III considers the array realization of the proposed systolic algorithm. A brief conclusion is given in Section IV.

II. The Algorithm Derivation

The DCT is defined as

\[
Y(k) = \sum_{i=0}^{N-1} y(i) \cos \left( \frac{2\pi (2i + 1)k}{2N} \right),
\]

for \( k = 0, 1, \cdots, N - 1 \) \hspace{1cm} (1)

where \( \{ y(i) | i = 0, 1, \cdots, N - 1 \} \) is the input sequence and \( \{ Y(k) | k = 0, 1, \cdots, N - 1 \} \) is the output sequence. We represent (1) as a matrix-vector multiplication as follows:

\[
\begin{bmatrix}
Y(0) \\
Y(1) \\
Y(2) \\
Y(3) \\
Y(4) \\
Y(5) \\
Y(6)
\end{bmatrix} =
\begin{bmatrix}
1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\cos (a) & \cos (3a) & \cos (5a) & \cos (7a) & \cos (9a) & \cos (11a) & \cos (13a) \\
\cos (2a) & \cos (6a) & \cos (10a) & \cos (14a) & \cos (18a) & \cos (22a) & \cos (26a) \\
\cos (3a) & \cos (9a) & \cos (15a) & \cos (21a) & \cos (27a) & \cos (33a) & \cos (39a) \\
\cos (4a) & \cos (12a) & \cos (20a) & \cos (28a) & \cos (36a) & \cos (44a) & \cos (52a) \\
\cos (5a) & \cos (15a) & \cos (25a) & \cos (35a) & \cos (45a) & \cos (55a) & \cos (65a) \\
\cos (6a) & \cos (18a) & \cos (30a) & \cos (42a) & \cos (54a) & \cos (66a) & \cos (78a)
\end{bmatrix}
\begin{bmatrix}
y(0) \\
y(1) \\
y(2) \\
y(3) \\
y(4) \\
y(5) \\
y(6)
\end{bmatrix}
\]

where \( \cos \) denotes \( \pi/14 \), and \( N \) is assumed to be 7. If (2) is directly realized by linear array architectures, as was done in [2], there would be one input port needed in every PE to transmit the cosine kernels for proper operations, and would induce a large number of I/O channels and high I/O bandwidth. It can be shown that the DCT defined in (1) can be formulated as

\[
Y(k) = \{ 2T(k) + x(0) \} \cos \left( \frac{k\pi}{2N} \right), \quad \text{for } k = 0, 1, \cdots, N - 1.
\]

(3)

where

\[
T(k) = \sum_{i=1}^{N-1} x(i) \cos \left( \frac{\pi ik}{N} \right), \quad \text{for } k = 0, 1, \cdots, N - 1.
\]

(4)

and \( x(i) \) is another sequence defined as

\[
x(N - 1) = y(N - 1)
\]

\[
x(i) = y(i) - x(i + 1) \quad \text{for } i = 0, 1, \cdots, N - 2.
\]

(5)

If \( N \) is a prime number, there exists some number of \( "g," \) not necessarily unique, such that there is a one-to-one mapping from integers \( \{ i | i = 1, 2, \cdots, N - 1 \} \) to integers \( \{ j | j = 1, 2, \cdots, N - 1 \} \), given by

\[
j = |g'|_{N}
\]

(6)

where \( |A|_N \) denotes the result of \( "A\mod N\)" operation. Then (4) can be reformulated with \( i \) and \( k \) as powers of the primitive element \( "g." \). Because \( i \) and \( k \) take on the value zero, and zero is not a power of \( "g," \) the zero frequency component must be treated specially, i.e.,

\[
Y(0) = \sum_{i=0}^{N-1} x(i)
\]

(7)

\[
Y(k) = \{ 2T(k) + x(0) \} \cos \left( \frac{k\pi}{2N} \right), \quad \text{for } k = 1, \cdots, N - 1.
\]

(8a)

where

\[
T(k) = \sum_{i=1}^{N-1} x(i) \cos \left( \frac{\pi ik}{N} \right), \quad \text{for } k = 1, \cdots, N - 1.
\]

(8b)

Applying (6) to (8b), it follows that

\[
T'(k) = T(0)^g_x,
\]

\[
T'(k) = \sum_{i=1}^{N-1} x'(i) \cos \left( \frac{\pi ik}{N} \right) \times g'_x \times g^k_x,
\]

\[k = 1, 2, \cdots, N - 1.\]

(9a)
The term \( \sum_d g_d x diag \) can be expressed as
\[
\sum_d g_d x diag = \sum_d g_d x(d) + m \times N,
\]
where \( m \) is an integer. Then, (9a) can be written as
\[
T'(k) = T(|g|_N) = \sum_{i=1}^{N-1} x(i) \times C_k,
\]
where
\[
C_k = \begin{cases} 
\cos \left( \frac{\pi}{N} |g|^{i+k}_N \right), & \text{if } m \text{ is even} \\
-\cos \left( \frac{\pi}{N} |g|^{i+k}_N \right), & \text{if } m \text{ is odd} 
\end{cases}
\]
and \( x'(i) = x(|g|_N) \).

Now (7), (8a), and (9c) constitute the computational equations for the DCT. To see the difference between these computational equations and (1), (9c) is written as
\[
\begin{bmatrix}
T'(1) \\
T'(2) \\
T'(3) \\
T'(4) \\
T'(5) \\
T'(6)
\end{bmatrix} = \begin{bmatrix}
T(1) \\
T(2) \\
T(3) \\
T(4) \\
T(5) \\
T(1)
\end{bmatrix} = \begin{bmatrix}
-\cos(2a) & \cos(6a) \\
\cos(6a) & \cos(4a) \\
\cos(4a) & -\cos(5a) \\
-\cos(5a) & -\cos(a) \\
\cos(a) & -\cos(3a) \\
\cos(3a) & \cos(2a)
\end{bmatrix} \begin{bmatrix}
x'(1) \\
\cos(4a) & -\cos(5a) & \cos(a) & \cos(3a) \\
-\cos(5a) & -\cos(a) & -\cos(3a) & \cos(2a) \\
-\cos(a) & -\cos(3a) & \cos(2a) & \cos(6a) \\
\cos(a) & -\cos(3a) & \cos(2a) & \cos(6a) \\
\cos(3a) & \cos(2a) & \cos(6a) & \cos(4a) \\
\cos(2a) & \cos(6a) & \cos(4a) & \cos(5a)
\end{bmatrix} \begin{bmatrix}
x'(2) \\
x'(3) \\
x'(4) \\
x'(5) \\
x'(6)
\end{bmatrix}
\]
where \( 'a' \) denotes \( \pi/7 \), \( N \) and \( 'g' \) are assumed to be 7 and 3, respectively. It can be seen that the absolute values of the cosine kernels along same anti-diagonal positions in the matrix of (10) are the same while those in the matrix of (2) do not have any specific order like (10). This phenomenon tells that the vector of \( T'(k) \) is the circular convolution of inputs \( x'(i) \) and the cosine kernels. The phenomenon also exists in the DFT, which was firstly found by Rader [10] and has also been used to design the efficient systolic arrays for prime length DFT [9]. Now we apply it to derive the systolic algorithm for DCT. From the viewpoint of array realization, the constant value along the same anti-diagonal positions means that this variable can be sent to every PE along a link from one input port at the extreme end of a linear array. The \((2N - 3)\) anti-diagonals lines in the matrix of (10) mean that there are only \((2N - 3)\) values instead of \(N^2\) values in the matrix of (2) needed to be sent to the array. This phenomenon can be effectively captured to design the systolic array with a low number of I/O channels and low I/O bandwidth.

From (10), since \( \cos(k \pi/N) = -\cos((N - k) \pi/N) \), it is observed that the absolute values of the cosine kernels located at the left three columns are the same as those located at the right three columns. This symmetry property benefits further reduction of the computational complexity in the algorithm. As shown in the Appendix, the symmetry property of the cosine kernels can be expressed as the following equation:
\[
\cos \left( \frac{\pi}{N} |g|^{i+k}_N \right) = \cos \left( \frac{\pi}{N} (N - |g|^{i+(N-1)/2}_N) \right) = -\cos \left( \frac{\pi}{N} |g|^{i+(N-1)/2}_N \right).
\]
\[
(11)
\]
Applying (11) to (9c), (9c) can be written as
\[
T'(k) = \sum_{i=1}^{N-1} x'(i) \times C_k, \quad k = 1, 2, \ldots, N - 1.
\]
where
\[
x'(i) = \begin{cases} 
x'(i) + x'(i + \frac{N - 1}{2}), & \text{if } m1 \text{ and } m2 \text{ are one even number and one odd number} \\
x'(i) - x'(i + \frac{N - 1}{2}), & \text{if } m1 \text{ and } m2 \text{ are all even numbers or all odd numbers}
\end{cases}
\]
and
\[
C_k = \begin{cases} 
\cos \left( \frac{\pi}{N} |g|^{i+k}_N \right), & \text{if } m1 \text{ is even} \\
-\cos \left( \frac{\pi}{N} |g|^{i+k}_N \right), & \text{if } m1 \text{ is odd}
\end{cases}
\]
and
\[
i = 1, \ldots, \frac{N - 1}{2}, \quad k = 1, \ldots, N - 1.
\]
The integers \( m1 \) and \( m2 \) are determined in the following equations:
\[
\begin{aligned}
&\left| g|^{i+k}_N \times |g|^{i+k}_N \right| = \left| g|^{i+k}_N \times \frac{N}{|g|^{i+(N-1)/2}_N} \right| = \left| g|^{i+k+\frac{(N-1)/2}_N} \times \frac{m2}{N} \right|,
\quad k = 1, 2, \ldots, N - 1, \quad i = 1, \ldots, \frac{N - 1}{2},
\end{aligned}
\]
where
\[
\left| g|^{i+k}_N + |g|^{i+k+\frac{(N-1)/2}_N} \right| = N.
\]
Now (7), (8a), and (12) constitute the computational equations of the DCT in the proposed algorithm. Considering the computational complexity, the number of multiplications has been reduced from \((N - 1)^2\) in (9c) to \((N - 1)^2/2\) in (12a). In addition, the vector of \( T'(k) \) in (12a) is still in a circular convolution form. It will be shown in the next section that such a form is beneficial to the reduction of I/O cost.
III. THE ARRAY REALIZATION

This section considers the array realization of the proposed systolic algorithm. Fig. 1 shows the dependence graph (DG) [12] of the proposed algorithm for a seven-point DCT. The DG clearly shows the data operations, data dependency, and control signals involved in the proposed algorithm. Linear arrays can be constructed from the DG according to the design procedure [12]. And the tag control scheme [13] can be utilized for the I/O control and data control. Based on the two design approaches, Fig. 2 shows the constructed array for seven-point DCT with projection vector [0 1 1]. For the sake of showing the activity of the array clearly, we rewrite (7), (8a), and (12a) in recursive forms as

\begin{align}
z_0^0 &= x(0), \\
z_0^i &= z_0^{i-1} + 2 \times [x'(i) + x'(i + 3)], \\
i &= 1, 2, 3. \\
Y(0) &= z_0^3, \\
Y'(k) &= \{2T'(k) + x(0)\} \times \cos \left( \frac{\pi}{14} \left| 3^k \right| \right), \\
k &= 1, \ldots, 6. \\
y_0^0 &= 0, \\
y_i^1 &= y_i^{i-1} + x^*(i) \times C_i, \\
i &= 1, 2, 3, \\
k &= 1, \ldots, 6. \\
T'(k) &= y_k^1,
\end{align}

where

\begin{align}
C_i &= \begin{cases} 
\cos \left( \frac{\pi}{7} \left| 3^i \right| \right), & \text{if } m_1 \text{ is even} \\
-\cos \left( \frac{\pi}{7} \left| 3^i \right| \right), & \text{if } m_1 \text{ is odd}
\end{cases}
\end{align}

and "\(z_i^{0}\)" and "\(z_i^{1}\)" are the intermediate results.

From Fig. 2(a), we know that the operations specified in (13a) and (13b) are computed within the left-most PE, while those in (13c) are computed in other PE's. The multiplication and addition constitute the main functions of the PE's, which are shown in Fig. 2(b). And three control signals denoted as "Tag1," "Tag2," and "Sign" are used to select the right operands in the operations. Fig. 2(c) shows the preprocessing stage needed in the array. The intermediate sequence \(x(i)\) can be generated from input sequence \(y(i)\) by a subtractor, and then we use the multiplexers and a switching element to permute the sequence \(x(i)\) where the required control signals can be generated by circular shift registers. Finally, the required data patterns are obtained by adding and subtracting the permuted data. Fig. 2(d) shows the postprocessing stage in the array, which uses a demultiplexer to perform the output data permutation. Similarly, the control signals needed in the demultiplexer can be generated by a circular shift register. The utilization of shift registers and latches in Fig. 2(c) and Fig. 2(d) makes the array able to be pipelined. That is, the intermediate signals \(x(i)\) and output results \(Y(k)\) of current block are shifted into the shift registers seriously. After all of these \((N - 1)\) values have been
Fig. 2. (a) The array architecture for 7-point DCT where "$(.)$" denotes $\cos(\cdot)$ and "$\pi/\cdot$" denotes $\pi/\cdot$. (b) The functions of the PE's in the array. (c) The preprocessing stage in the array where SR denotes shift register, SE denotes switching element, and L denotes latch. (Continued on next page.)
shifted into the registers, they are shifted parallelly into the latches for the I/O data permutations such that the data of next block can be continuously shifted into the registers without any time delay. Therefore, the proposed array including the preprocessing and postprocessing stages can be fully pipelined, and a high throughput rate of the design can be attained.

In order to see the features of the proposed array more clearly, (12a) is expressed as

\[
\begin{pmatrix}
T'(1) \\
T'(2) \\
T'(3) \\
T'(4) \\
T'(5) \\
T'(6)
\end{pmatrix} =
\begin{pmatrix}
T(3) \\
T(2) \\
T(1) \\
T(4) \\
T(5) \\
T(6)
\end{pmatrix}
\]

\[
= \begin{pmatrix}
-\cos(2a) & \cos(6a) & \cos(4a) \\
\cos(6a) & \cos(4a) & -\cos(5a) \\
\cos(4a) & -\cos(5a) & -\cos(a) \\
-\cos(5a) & -\cos(a) & -\cos(3a) \\
\cos(a) & -\cos(3a) & \cos(2a) \\
\cos(3a) & \cos(2a) & \cos(6a)
\end{pmatrix}
\]

\[
x'(1) \pm x'(4) \\
x'(2) \pm x'(5) \\
x'(3) \pm x'(6)
\]

where "\(a\)" denotes \(\pi/7\), \(N\) and "\(g\)" are assumed to be 7 and 3, respectively. If "\(k\)" is equal to 1, 5, and 6, the minus signs in the input vector are valid. Otherwise, plus signs are valid. As shown in (14), there are \((3N-5)/2\) values needed to be sent to the array for computing the \(N\)-point DCT. And \(C = \{\cos(2a), \cos(6a), \cos(4a), \cos(5a), \cos(a), \cos(3a), \cos(2a), \cos(6a)\}\) is the sequence of these eight values for the seven-point DCT. It is observed that the last two cosine kernels are identical to the first two cosine kernels in \(C\). And these common cosine kernels can be shared for computing two neighboring blocks successively. As many image blocks are processed continuously, it is only necessary to send six values instead of eight to the array for computing each seven-point DCT. It can be seen from the array in Fig. 2(a) that only \((N-1)\) cosine kernels are needed to compute an \(N\)-point DCT. And, the average computation time for computing the \(N\)-point DCT is \(1/L\) cycles. This phenomenon is induced from the cyclic property of the modulo operation in (6), i.e., \(g'^{k} = |g'^{k-1}|\).

Exerting the specific order of the cosine kernels in the matrix of (14), these kernels in the array are imported from the right-most PE instead of being imported from every PE as the approach in [2]. Therefore, the proposed array requires a low number of I/O channels and low I/O bandwidth. Considering the I/O cost, the I/O cost of the designs [2]-[4] are proportional to \((N + 2)L[2], (N + 3)L[3],\) and \(8L[4]\) where \(L\) is the wordlength. And, the I/O cost of the proposed array is only proportional to \(7L + 2\). Also, the proposed array needs much lower hardware cost than the designs [2]-[4]. The required numbers of multipliers are \(N[2], 4N + 4[3],\) and \(2N - 2[4]\), which are much larger than the \((N + 1)/2\) of the proposed array. Moreover, regarding to the average computation time, the proposed array needs \((N - 1)\) cycles for computing \(N\)-point DCT, which is better than the \(N\) cycles in [2], and also better than the \((N + 1)\) cycles in [3]. The hardware overheads of the proposed array include some shift registers, latches, multiplexers, a demultiplexer, and a switching element for solving the control problems and the I/O data permutations. And the cycle time of the array includes the multiplication and addition time as well as the time for multiplexing. However, these overheads are minor as compared with the savings of hardware cost in the proposed array. As a whole, the proposed array excels the arrays [2], [3] in average computation time, hardware cost of PE’s, the number of I/O channels, and the I/O bandwidth. It also excels the array [4] in hardware cost of the PE’s.

IV. Conclusions

In this correspondence, a new approach to derive the systolic algorithm for prime length DCT is presented. This approach induces the array to have good performance in hardware cost of PE’s, average computation time, the number of I/O channels, and the I/O bandwidth. Also, this design approach can be similarly applied to derive the systolic algorithms for discrete sine transform (DST) and discrete Fourier transform (DFT) [9]. Although the proposed systolic algorithm and array are derived under the restriction that \(N\) is a prime number, they can be applied to the nonprime length DCT by appending the input data from nonprime length to prime length at the expense of some overheads in hardware cost and average computation time. With these overheads, the hardware cost of the proposed array is still lower than that in the arrays [2]-[4]. However, it is not always a drawback that \(N\) is a prime number. It is known that the blocking effect will occur in the DCT as applied to image coding with low bit rate. And the overlapping method is one of the remedies for this problem [11]. Applying the proposed algorithm to the nonprime length DCT by using the overlapping method can also reduce the undesirable blocking effect.

APPENDIX

In the Appendix, the proof of (11) is given. At first, (11) is rewritten here as

\[
\cos \left( \frac{\pi}{N} g'^{k} \right) = \cos \left( \frac{\pi}{N} (N - |g'^{k-1}|) \right) \\
= - \cos \left( \frac{\pi}{N} (|g'^{(N-1)/2}|) \right),
\]

\(1 \leq k \leq N - 1\).
The necessary and sufficient condition that (A1) holds is

\[ |g|^2 N - |g^{1+N^{-1/2}}|^2 = 0 \]

That is

\[ |g|^2 + |g^{1+N^{-1/2}}|^2 = N \quad (A2) \]

where "g" is a primitive element. According to the number theory [7], we have

\[ |g^{1+N^{-1/2}}|^2 = |g|^2 \times |g^{N^{-1/2}}|^2 \]

Then

\[ |g^{1+N^{-1/2}}|^2 = |g|^2 \times |g^{N^{-1/2}}|^2 \]

It means that

\[ N - |g|^2 = N - |g|^2 \]

So

\[ |g|^2 + |g^{1+N^{-1/2}}|^2 = N \]

Therefore, (11) is proved.

ACKNOWLEDGMENT

The authors are very grateful to the reviewers for their constructive comments.

REFERENCES


