Compact all-optical packet clock and data recovery circuit using generic integrated MZI switches

P. Bakopoulos, D. Tsiokos, O. Zouraraki, H. Avramopoulos

National Technical University of Athens – Photonics Communications Research Laboratory
9 Iroon Polytechniou Street, Zografou 15773 – Athens, Greece
Tel. +30-210-7722057, Fax +30-210-7722077
pbakop@mail.ntua.gr

G. Maxwell and A. Poustie

Centre for Integrated Photonics, Adastral Park, Ipswich, IP5 3RE, UK

Abstract: We present and evaluate a compact, all-optical Clock and Data Recovery (CDR) circuit based on integrated Mach Zehnder interferometric switches. Successful operation for short packet-mode traffic of variable length and phase alignment is demonstrated. The acquired clock signal rises within 2 bits and decays within 15 bits, irrespective of packet length and phase. Error-free operation is demonstrated at 10 Gb/s.

OCIS codes: (060.4510) Optical communications; (230.1150) All-optical devices; (250.5980) Semiconductor Optical Amplifiers; (050.2230) Fabry-Perot.

References and links

1. S. Nakamura, Y. Ueno and K. Tajima, "Ultrahigh-speed optical signal processing with symmetric-Mach-Zehnder-type all-optical switches," in *Proceedings of IEEE/LEOS Summer Topicals* (Institute of Electrical and Electronics Engineers, New York, 2002).
2. http://mufins.cti.gr/
3. E. Kehayas, G. T. Kanellos, L. Stampoulidis, D. Tsiokos, N. Pleros, G. Guekos and H. Avramopoulos, "Packet-Format and Network-Traffic Transparent Optical Signal Processing," IEEE J. Lightwave Technol.. **22**, 2548-2556 (2004).
4. R. Clavero, F. Ramos, J. M. Martinez and J. Marti, "All-Optical Flip-Flop Based on a single SOA-MZI," IEEE Photon. Technol. Lett. 17, 843-845 (2005).
5. D. J. Blumenthal, B. E. Olsson, G. Rossi, T. E. Dimmick, L. Rau, M. Mašanović, O. Lavrova, R. Doshi, O. Jerphagnon, J. E. Bowers, V. Kaman, L. A. Coldren and J. Barton, "All-Optical Label Swapping Networks and Technologies," IEEE J. Lightwave Technol. **18**, 2058-2075 (2000).
6. J. Slovak ,C. Bornholdt, and B. Sartorius, "All-Optical 3R Regenerator for Asynchronous Data Packets at 40 Gbit/s," in proceedings of European. Conference on Optical Communications, 2004, We.2.5.7, 388-389.
7. G. T. Kanellos, L. Stampoulidis, N. Pleros, T. Houbavlis D. Tsiokos, E. Kehayas H. Avramopoulos and G. Guekos, "Clock and Data Recovery Circuit for 10 Gb/s Asynchronous Optical Packets," IEEE Photon. Technol. Lett. **15**, 1666-1668 (2003).
8. R. Webb, G. Maxwell, B. Manning, "Very low coupling loss, hybrid integrated all-optical regenerator with passive assembly," in *Proceedings of European Conference on Optical Communication 2002*, PD3.5.
9. E. Kehayas, L. Stampoulidis, H. Avramopoulos, Y. Liu, E. Tangdiongga, and H. J. S. Dorren, "40 Gb/s all-optical packet clock recovery with ultrafast lock-in time and low inter-packet guardbands," Opt. Express 13, 475-480 (2005) http://www.opticsexpress.org/abstract.cfm?URI=OPEX-13-2-475 .
10. C. K. Yow, Y. J. Chai, D. Reading-Picopoulos, R. V. Penty, I. H. White, C. G. Leburn, A. McWilliam, A. A. Lagatsky, C. T. A. Brown, W. Sibbett, G. Maxwell and R. McDougall, "Experimental demonstration of femtosecond switching of a fully-packaged all-optical switch," Optical Fiber Communication (Optical Society of America, Washington, D.C., 2005), paper OThE4.
11. C. Bintjas, K. Yiannopoulos, N. Pleros, G. Theophilopoulos, M. Kalyvas, H. Avramopoulos and G. Guekos, "Clock Recovery Circuit for Optical Packets," IEEE Photon. Technol. Lett. **14**, 1363-1365 (2002).
12. http://www.ist-lasagne.org/

13. S. Topliss, D. Beeler, and L. Altwegg, "Synchronization for Passive Optical Networks," IEEE J. Lightwave Technol. **13**, 947-953 (1995).

1. Introduction

The continuing research efforts in photonic integration have led to the development of high-speed, semiconductor based, all-optical switches offering compact size [1] with good potential for their commercial uptake and use in a variety of applications. For this to happen, a substantial cost reduction per optical switch is also a critical issue that needs to be addressed. Efforts are currently under way to achieve the integration of multiple switching elements on a single chip within the European Commission funded IST-MUFINS project [2]. The fabrication of a single photonic chip with multiple elements is expected to considerably reduce the cost per switch by sharing the cost of a single package over many switches, while further reducing size and energy consumption.

The high-speed, bitwise switching capability of all-optical switches makes them ideally suited to a number of point-to-point transmission and networking applications [3,4]. Therefore, all-optical switches emerge as generic devices suitable for the entire routing and processing operation in an all-optical network architecture. One key application in optical network node receivers is clock and data recovery (CDR). Optical packet switched (OPS) network traffic places stringent requirements on clock and data recovery circuits as it consists of variable length (including short) packets. It has been found that 25% of real IP traffic consists of data packets in the 40-44 byte range [5]. Furthermore incoming node packet traffic originates from several sources that are physically separated and change with time. As such, OPS network CDR circuits must be able to operate with data packets that arrive asynchronously in time while at the same time imposing low bandwidth overhead associated with the time needed for clock acquisition. In particular, the clock recovery module of the CDR has to lock to the line rate of the incoming data within a range of a few bits as well as to retain the synchronized clock signal only for a small number of bits after the packet has ended. Asynchronous all-optical packet-mode operation of CDR has been demonstrated at 40 Gb/s with a self-pulsating laser for clock extraction and an ultra-long SOA for regeneration of the incoming data [6]. This approach requires specialized fabrication process for the self-pulsating laser and therefore lacks the potential for large-scale cost reduction, which can be provided by a generic and multifunctional all-optical switch. In the same approach, the clock recovery locks within 3 ns from the beginning of the corresponding data packet and retains the recovered clock for more than 10 ns after the packet ends, which corresponds to a few hundreds of bits that must be allowed as guardbands between packets for the clock recovery unit to reset. Asynchronous, short packet CDR was also demonstrated in [7]. The clock recovery circuit consisted of a low-Q, micrometer adjustable bulk Fabry-Pérot etalon with free spectral range chosen at the line rate and followed by an all-optical switch while data recovery was obtained using a second all-optical switch. Both all-optical switches were Ultrafast Nonlinear Interferometers (UNI) constructed from bulk components and used semiconductor optical amplifiers (SOAs). Even though this experiment proved the concept, the CDR circuit was too cumbersome to be considered in a 'real-life' packet receiver and has no prospects for integration. This circuit demonstrated fast rise time of 200 ps, that is the time needed by the circuit to lock to the incoming data and also fall time of 800 ps which was the time that the circuit retained the recovered clock after the data packet ended. In this experiment a Fabry-Perot filter with finesse 20.7 was used in the clock recovery which provided short fall time however resulting in pulse amplitude modulation at the recovered clock.

In the present communication, we demonstrate a compact 10 Gb/s CDR circuit that has operational characteristics applicable to OPS networks. It has been built with two generic, integrated, Mach-Zehnder Interferometric (MZI) switches [8] and a fiber Fabry-Pérot filter. The circuit locks within 200 ps and has a decay time of 1.5 ns irrespective of packet length and phase alignment, imposing minimal bandwidth penalty. Given that the clock recovery module has been tested at 40 Gb/s [9] and that optical gates have demonstrated operation in

Fig. 1. Experimental setup

the femtosecond regime [10] our CDR is expected to be scalable in terms of operating speed. It is the first time to our knowledge that a CDR circuit constructed with integrated MZI gates, demonstrating low rise and fall time at the recovered clock and capable of operating with asynchronous, variable length, short packets is being demonstrated. A key advantage of the circuit that can help reduce its cost is that it uses generic, multi-purpose, MZI switches and not one-off, specially designed optical devices. Our circuit design and experimental results obtained show the advantages to be expected when single chip, multi-gate integrated arrays become available.

2. Experimental Setup

The experimental setup is shown in Fig. 1 and consists of the asynchronous packet flow generator and the CDR circuit comprising the packet clock recovery unit and the decision element. The input signal was generated by a DFB laser diode (LD1) at 1549.2 nm, gain switched at 10.229 GHz to provide 11 ps pulses after linear compression. This pulsetrain was modulated into data packets of variable length containing a 2^7-1 PRBS data pattern, produced by a programmable pattern generator, driving a Ti:LiNbO$_3$ modulator. The data packets entered the asynchronous split-and-combine fiber multiplexer, designed to provide a differential delay of approximately 10 ns between the two optical paths. Fine adjustment of the phase alignment was accomplished using a variable optical delay line inserted in one path of the multiplexer. Synchronous operation could be achieved by disabling one branch of the multiplexer. The generated asynchronous, variable length data packets were then split and inserted into the packet clock recovery module and the decision element. All-optical timing


Fig. 2. Pulse traces. First column: synchronous operation (time scale 3.8 ns/div), second column: asynchronous operation (time scale 1.9 ns/div), third column: individual packet (time scale 1.2 ns/div). (a): input signal, (b): recovered clock, (c): recovered signal. The inset of the clock packet in (b) shows the rise-time at a timebase of 200 ps/div

extraction was performed in the packet clock recovery circuit, which employed a low-Q Fiber Fabry-Pérot Filter (FFP) with free spectral range (FSR) equal to the line rate and finesse of 47, as well as an integrated Mach-Zehnder Interferometer (MZI 1) powered by a CW signal at 1555.6 nm (LD 2), operating as a holding beam. The FFP filter acts as a passive optical resonator that extracts the line rate spectral component of the input signal, transforming the data packets into clock packets with intense amplitude modulation and duration similar to the corresponding input, as a result of the exponentially decaying impulse response of the filter. This clock-resembling signal entered the nonlinear gate which acted as a power limiter saturated by the CW light. A push-pull configuration was adopted in order to reduce the switching window, thus obtaining clock pulses with 20 ps temporal width. The clock packets were inserted as the control signal in a second integrated Mach-Zehnder Interferometer (MZI 2) which operated as the decision element of the CDR to receive the incoming data. In particular, the power level of the input signal has been adjusted so that the device is biased just below the saturation point. As such, data pulses of smaller amplitude receive higher gain than the pulses of higher amplitude, resulting in the pulse amplitudes equalization at the output of MZI 2. In addition by injecting the recovered clock as the control signal in MZI 2, the switching window of the MZI acquires the recovered clock timing properties. With the proposed receiver configuration amplitude equalization and retiming of the incoming data is achieved, while the original pulse-width is retained, since pulses from the incoming data are used for the generation of the received data. Fine synchronization of the two optical signals was obtained with a variable optical delay line. Both non-linear gates were hybrid integrated MZIs with 1.1 mm SOAs. The footprint of the MZIs was 72 mm × 30 mm and for the FPF 57.2 mm × 14.3 mm.

3. Results and Discussion

The performance of the system was tested for both synchronous and asynchronous operation at 10 Gb/s, with data patterns of different length and phase adjustment. The left column of Fig. 2(a) depicts a typical sequence of three synchronous data packets, containing 116, 40 and 54 bits respectively. Asynchronous operation is demonstrated at the second column of the same Fig.. Packet length is 40, 30 and 40 bits whereas the first two packets are phase misaligned with respect to the third. The circuit provided the same performance irrespective of phase adjustment and packet length. Fig 2(b) shows the recovered clock packet stream at the output of MZI 1, demonstrating a sharp rise time of only 2 bits and a fall-time of 15 bits, in close agreement with the theoretical model in [11]. This rise time determines the clock acquisition time of the clock recovery module, whereas the fall time specifies the minimum inter-packet guard bands. Both values are proportional to the finesse of the filter and, as a


Fig. 3. BER measurements and acquired eye diagrams for the two data patterns used.

sum, specify the bandwidth overhead imposed by our CDR circuit. The recovered data are shown in Fig. 2(c). The right column of Fig. 2 illustrates the corresponding pulse traces at a smaller time scale, depicting a single data packet. The acquired eyes of the input and recovered data are depicted in the inset of Fig. 3(a) and (b) for the synchronous and asynchronous packet-mode patterns respectively. The nonlinear transfer function of the gate accounts for the amplitude equalization of the pulses, whereas retiming of the data packets is achieved by triggering the degraded data signal with the extracted, low-jitter clock packets.

The Bit-Error-Rate (BER) performance was tested for both data patterns in synchronous operation, by disabling one branch of the fiber multiplexer. Fig. 3 shows the BER curve for branch 1, exhibiting error-free operation with a negative power penalty. Similar results were obtained for branch 2. The timing jitter performance of the circuit was analyzed by integrating the Single Side Band (SSB) noise spectra of the input, recovered clock and regenerated signal from offset frequency of 1 kHz to 10 MHz from the carrier, as depicted in Fig. 4. The root-mean-square (rms) values were 1.3 ps for the input, 700 fs for the packet clock and 870 fs for the regenerated signal. The timing jitter of the input data has been mainly due to the timing jitter of the signal generator used to drive the DFB laser as well as the timing jitter introduced by the gain switching operation on the DFB laser. The FFP filter is centered to the carrier, suppressing the data harmonics, thus reducing the timing jitter of the recovered clock. The switching power and the energy per pulse for MZI 1 were 540 µW for the CW, 45 fJ for the push and 22 fJ for the pull control signal. The pulse energies for MZI 2 were 40 fJ for the packet flow and 30 fJ for the control signal. The clock recovery module provided 300 µW of output power, whereas the decision element required 200 µW for successful operation. The power values and pulse energy estimations refer to the signals at the corresponding input ports of the MZI.


Fig. 4. SSB noise spectra of the input, clock and recovered signal.

4. Conclusion

We have presented a compact all-optical CDR subsystem built with integrated MZIs. Error-free operation of the circuit is demonstrated at 10 Gb/s, obtaining substantial jitter reduction from 1.3 ps to 870 fs. The CDR acquires clock within 2 bits and the total bandwidth penalty in each data packet is only 17 bits, irrespective of packet length and phase alignment, providing high bandwidth utilization and fine granularity to the network. The recovered clock and data remain in the optical domain, permitting possible application of the circuit as a front-end in all-optical nodes for future packet switched networks [12]. Moreover, the fast-locking characteristics and the packet-by-packet operation render this unit convenient for deployment

in a TDM Passive Optical Network (PON) for data acquisition at the Central Office nodes [13]. In view of the integration activities in multi-gate arrays [2] circuit cost, size and energy consumption are expected to scale down considerably. In addition, the multi-purpose property of the all-optical switch offer the potential for further cost reduction.