Variable resolution SAR ADC architecture with 99.6% reduction in switching energy over conventional scheme

Jiaojiao Yao, Zhangming Zhu, Yutao Wang, and Yintang Yang
School of Microelectronics, Xidian University, Xi’an 710071, P. R. China
a) zmyh@263.net

Abstract: A novel energy-efficient switching method for variable resolution successive approximation register (SAR) analogue-to-digital converters (ADCs) is presented. The proposed switching scheme achieves switching energy inspired by the early reset merged capacitor switching algorithm (EMCS) and monotonic capacitor switching procedure. Besides, the dummy capacitors are used to further reduce power consumption and area. When sized for the same static linearity as the conventional SAR ADC, the proposed method enhances the efficiency of switching energy by 99.6% and reduces the total area by 93.75%. Furthermore, the proposed scheme can achieve a variable resolution for SAR ADCs.

Keywords: SAR ADC, switching scheme, EMCS, monotonic, energy efficiency

Classification: Integrated circuits

References


1 Introduction

SAR ADC is one of the most popular topologies for medium to high resolution application. With the supply voltage scaling, new methods for reducing the power of capacitor arrays become popular. Recent state-of-the-art has introduced several techniques to reduce the switching energy. Compared to the conventional architecture, the new tri-level [1], Sanyal and Sun [2], asymmetric monotonic [3] and
hybrid capacitor [4] reduce the switching energy by 96.89%, 98.4%, 98.5% and 98.83%, respectively. The switching architecture in [5] employing the previous bits to control the splitting capacitors of the sub-DAC has significant energy consumption from the first two comparison cycles, and wastes the same large capacitor area as the conventional scheme. In this paper, a novel switching scheme is presented that achieves a reduction of 99.6% and 93.75% in the switching energy and area when sized for the same static linearity as the conventional SAR ADC. Similar to [6], the new scheme is favorable to reconfigurable application.

2 Proposed switching scheme

The proposed switching scheme divides the $2^iC_u$ ($i > 1$) in the conventional capacitor arrays into binary-weighted capacitors, with the unit capacitor of $2C_u$ (as shown in Fig. 1). Fig. 2 shows the DAC switching scheme for a 4-bit SAR ADC. The proposed scheme is a factor of 4 less than the conventional architecture in the total number of unit capacitor. The switching scheme is realized in four phases: most significant bit (MSB), 2nd-MSB, 3nd-MSB to 2nd-LSB (second least significant bit) and LSB. In the first phase, the differential input signal is sampled on the top-plates of both capacitor arrays, and the bottom-plates of capacitors are initially connected to the common-mode voltage $V_{cm}$ which is $0.5V_{ref}$. After turning off all the switches splitting the capacitors, the MSB is obtained. In the second phase, the SAR logic will switch the bottom-plates of the main-DAC capacitors which sample the higher input voltage to gnd and the other main-DAC capacitors remain unchanged. Then the 2nd-MSB is obtained. In the third phase, the sub-DAC utilizes all the previous bits to generate the next reference voltage. The positive and negative reference voltages on the $V_{XP}$ and $V_{XN}$ side are shown in Table I. Then this sub-DAC merges with the main-DAC and becomes a part of it. This procedure continues until the 2nd-LSB is determined. In the LSB phase, the dummy capacitors are used. Table II shows the conversion mode of two dummy capacitors.

As shown in Fig. 2, this novel switching architecture wastes no energy in the first two steps. Only one dummy capacitor is switched to determine the LSB, resulting in less switching activity and lower energy consumption. Besides, the proposed scheme requires 2(N-9) more switches than the conventional structure. In
other words, the increased number of switches is only 2 for 10 bit ADC, which is not significant, as the process technology improves. The increasing number of the switches leads to more interconnection lines which produce excessive power dissipation; however, placing the capacitors controlled by the same switches compactly and nearly to the controlling switches is a way to reduce the power consumption and area.

![Fig. 2. Switching sequence and energy consumption of a 4-bit ADC with proposed switching scheme](image)

Table I. Different reference voltages based on first comparison result

<table>
<thead>
<tr>
<th>Differential input</th>
<th>MSB = 1</th>
<th>MSB = 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Positive reference</td>
<td>$V_{xp}$</td>
<td>$V_{xn}$</td>
</tr>
<tr>
<td>Negative reference</td>
<td>$V_{cm}$</td>
<td>$V_{ref}$</td>
</tr>
</tbody>
</table>

Table II. Conversion mode of two dummy capacitors

<table>
<thead>
<tr>
<th>(N - 1)th bit</th>
<th>MSB = 1</th>
<th>MSB = 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Positive reference</td>
<td>$gnd$</td>
<td>$gnd$</td>
</tr>
<tr>
<td>Negative reference</td>
<td>$V_{cm}$</td>
<td>$V_{ref}$</td>
</tr>
</tbody>
</table>

Figs. 3a and b provide an illustration of the waveforms of the hybrid capacitor switching scheme [4] and the proposed technique. As it is shown, the common-mode voltage of the proposed switching scheme will monotonically approach $V_{cm}$.

### 3 DAC control logic analysis

DAC control logics of the proposed circuit are shown in Fig. 4. As we can see, control logics of the unit capacitor (C), the dummy capacitor ($C_{dummy}$), and the $(i - 1)$th capacitor in the sub-DAC ($C_{sub,i-1}$) are different. These logics are accept-
able in complexity. As the process technology improves, the total area and energy consumption in the SAR logic are small enough compared to the switching capacitor array.

4 Switching energy analysis

For the proposed method, the switching energy required to generate the Mth \((b_{M-1})\) can be written as

\[
E_M = \begin{cases} 
0, & M = 1, 2 \\
\frac{1}{2^{M-1}} \cdot C_u \cdot V_{\text{ref}}^2, & M = 3 \\
\frac{1}{2^{M-1}} \cdot C_u \cdot V_{\text{ref}}^2 + \frac{1}{2} \left( 1 - \frac{C_{V\text{ref}}}{C_{\text{Total}}} \right) \cdot C_{V\text{ref}} \cdot V_{\text{ref}}^2, & M \in [4, N - 1] \\
\frac{1}{2^{M}} \cdot C_u \cdot V_{\text{ref}}^2 + A \cdot \left( \frac{1}{2} - \frac{1}{2^{M-2}} \right) \cdot C_u \cdot V_{\text{ref}}^2 + \frac{(-1)^{M}}{2^{M}} \cdot C_u \cdot V_{\text{ref}}^2, & M = N 
\end{cases}
\]

where \(C_{V\text{ref}}, C_{\text{Total}}, A,\) and \(B\) are given by

\[
C_{V\text{ref}} = \sum_{i=1}^{M-2} C_i \cdot (b_i \oplus b_0)
\]

\[
C_i = \begin{cases} 
2^{M-2-i} C_u, & i \neq M - 2 \\
2C_u, & i = M - 2 
\end{cases}
\]

\[
C_{\text{Total}} = 2^{M-2} C_u
\]

\[
A = b_{M-2} \oplus b_0
\]

\[
B = \sum_{i=1}^{M-3} 2^{M-2-i} (b_i \oplus b_0)
\]
Table III summarizes the features of different switching schemes for a 10 bit SAR ADC. It can be seen that the proposed method is competitive with the current state-of-the-art. The average switching energies for the sub-DAC merging switch [6] and the proposed switch are $10.67C_uV_{ref}^2$ and $5.4C_uV_{ref}^2$ respectively when sized for the same static linearity.

<table>
<thead>
<tr>
<th>Switching scheme</th>
<th>Average switching energy ($C_uV_{ref}^2$)</th>
<th>Energy saving</th>
<th>Area reduction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conventional</td>
<td>1363.3</td>
<td>Reference</td>
<td>Reference</td>
</tr>
<tr>
<td>New tri-level [1]</td>
<td>42.41</td>
<td>96.89%</td>
<td>75%</td>
</tr>
<tr>
<td>Sanyal and Sun [2]</td>
<td>21.3</td>
<td>98.4%</td>
<td>75%</td>
</tr>
<tr>
<td>Asymmetric monotonic [3]</td>
<td>19.84</td>
<td>98.5%</td>
<td>50%</td>
</tr>
<tr>
<td>Hybrid capacitor [4]</td>
<td>15.88</td>
<td>98.83%</td>
<td>75%</td>
</tr>
<tr>
<td>Sub-DAC merging [6]</td>
<td>42.67 (noise-matched)</td>
<td>96.9%</td>
<td>50%</td>
</tr>
<tr>
<td></td>
<td>10.67 (linearity-matched)</td>
<td>99.21%</td>
<td>87.5%</td>
</tr>
<tr>
<td>Proposed</td>
<td>21.58 (noise-matched)</td>
<td>98.4%</td>
<td>75%</td>
</tr>
<tr>
<td></td>
<td>5.4 (linearity-matched)</td>
<td>99.6%</td>
<td>93.75%</td>
</tr>
</tbody>
</table>

5 Linearity analysis

The worst case transitions are from $[1, V_{cm}, 1, 1, 1 \ldots]$ to $[1, 1, V_{cm}, V_{cm}, V_{cm} \ldots]$ and $[0, 0, V_{cm}, V_{cm}, V_{cm} \ldots]$ to $[0, V_{cm}, 0, 0, 0 \ldots]$. Assuming that the unit capacitor is modelled with nominal value of $C_u$ and a standard deviation of $\sigma_u$, the maximum standard deviation of integral and differential nonlinearities (INL and DNL) for the proposed scheme can be calculated as $0.5 \times 2^{(n/2-1)}\sigma_u$ and $2^{(n/2-1)}\sigma_u$ LBSs, respectively. Reduced INL and DNL by a factor of 2 halves the capacitor matching requirement compared to the conventional switching scheme. In addition, process mismatches can be reduced by arranging unit-sized capacitors to make up of a large splitting capacitor.

6 Conclusion

A novel switching scheme for a variable resolution SAR ADC is proposed. Compared with the sub-DAC merging scheme, the proposed scheme is more energy-efficient in the first two and the last comparison cycles. The presented scheme is reduced by 12.5% in common-mode voltage variation compared to the hybrid capacitor scheme. The improved static linearity by a factor of 2 also relaxes the capacitor matching requirements of the DAC array.

Acknowledgments

This work was supported by the National Natural Science Foundation of China (61234002, 61322405, 61306044, 61376033), the National High-tech Program of China (2013AA014103).