

# Copper Drift in Low- $K$ Polymer Dielectrics for ULSI Metallization

Alvin L. S. Loke<sup>†</sup>, Jeffrey T. Wetzel<sup>‡</sup>, Changsup Ryu<sup>§</sup>, and S. Simon Wong<sup>†</sup>

<sup>†</sup> Center for Integrated Systems, Stanford University, Stanford, CA 94305

<sup>‡</sup> Advanced Products Research and Development Laboratory, Motorola, Inc., Austin, TX 78721

<sup>§</sup> Center for Integrated Systems Development, Motorola, Inc., Mesa, AZ 85202

## Abstract

This paper reports the drift of Cu ions in various low-permittivity polymer dielectrics to identify Cu barrier requirements for future ULSI integration. Bias-temperature stressing was conducted on Cu-insulator-semiconductor capacitors to investigate Cu<sup>+</sup> penetration into the polymers. Our study shows that Cu<sup>+</sup> ions drift readily into poly(arylene ether) and fluorinated polyimide, but much more slowly into benzocyclobutene. A thin nitride cap layer can prevent the penetration. A physical model has been developed to explain the kinetics of Cu<sup>+</sup> drift.

## Introduction

Cu wiring has recently been demonstrated as a manufacturable multilevel metallization technology [1], [2]. This milestone has intensified the interest to integrate Cu with low-permittivity (low- $K$ ) polymer dielectrics [3]. The advantage of low- $K$  polymers over conventional deposited SiO<sub>2</sub> ( $K = 4.0$ – $4.5$ ) in reducing parasitic capacitance allows interconnects to continue scaling with shrinking MOSFET gate dimensions while mitigating the severities of dynamic power dissipation, crosstalk noise, and signal propagation delays [4], [5].

With existing SiO<sub>2</sub> backend dielectrics, reliable integration requires Cu to be encapsulated with barrier materials since Cu<sup>+</sup> ions can rapidly drift through SiO<sub>2</sub> [6] to degrade field isolation, induce dielectric leakage [7], and even poison active devices [8]. However, the extent of Cu<sup>+</sup> penetration into low- $K$  polymers, which directly impacts future Cu barrier requirements, has not been reported yet. In this paper, we evaluate the Cu drift behavior of three industrially relevant low- $K$  polymers and propose a physical model to explain the kinetics of Cu<sup>+</sup> penetration.

## Experimental

Cu- and Al-gate metal-insulator-semiconductor capacitors were fabricated with three low- $K$  polymer dielectrics (Figs. 1 and 2): Schumacher PAE-2 poly(arylene ether) (PAE), DuPont FPI-136M fluorinated polyimide (FPI), and Dow Cyclotene™ 5021 benzocyclobutene (BCB). Following a 350°C forming gas anneal, the capacitors underwent bias-temperature stressing (BTS) in a N<sub>2</sub> ambient at 150–275°C with gate biases ( $V_{\text{gate}}$ ) corresponding to electric fields of 0.1–1.0 MV/cm (Fig. 3). The N<sub>2</sub> ambient was essential to prevent Cu oxidation and moisture uptake in the polymer films (Fig. 4). The pre- and post-BTS capacitance-voltage ( $C$ - $V$ ) characteristics at 1 MHz were measured at 20°C without breaking the N<sub>2</sub> ambient. The gate current ( $I_{\text{gate}}$ ) was monitored during BTS.  $I_{\text{gate}}$ - $V_{\text{gate}}$  characteristics at various BTS temperatures were also obtained.

The low- $K$  polymer films are sandwiched by thin oxide layers to prevent electron/hole injection from the gate into the polymers while allowing movement of Cu<sup>+</sup> under electrical bias, and to form a stable, high-quality interface with the Si substrate. Otherwise, charge instabilities associated with polymer/conductor interfaces complicate the  $C$ - $V$  analysis [9]. Since Al does not drift into oxide [10], comparisons against the Al-gate controls have been drawn to differentiate between gate- and dielectric-related instabilities.

## Results and Discussion

Fig. 5 shows examples of  $C$ - $V$  results for capacitors subjected to BTS. The  $C$ - $V$  behavior is unaffected by the thermal cycles if no bias is applied. For PAE and FPI capacitors, negligible flatband voltage shifts ( $\Delta V_{\text{FB}}$ ) are observed for negative  $V_{\text{gate}}$ . However, for positive

$V_{\text{gate}}$ ,  $\Delta V_{\text{FB}}$ 's are much larger in Cu than in Al capacitors, demonstrating the penetration of  $\text{Cu}^+$  ions into both PAE and FPI. The small shifts in Al capacitors, which eventually saturate with continued BTS, are attributed to trace alkali ions. Furthermore, the asymmetry of the  $C$ - $V$  shifts with respect to bias polarity indicates that the applied bias during BTS was insufficient to induce bound polarization charge in the polymers [11]. For BCB capacitors, the  $C$ - $V$  behavior is independent of gate metal. This indicates that the observed dielectric instabilities are not due to  $\text{Cu}^+$  and that  $\text{Cu}^+$  drift is significantly less in BCB than in PAE or FPI. To verify that  $\text{Cu}^+$  is responsible for the large  $\Delta V_{\text{FB}}$ 's in the PAE and FPI capacitors, BTS was performed on capacitors with PECVD nitride, a good  $\text{Cu}^+$  barrier [7], replacing the deposited oxide cap as shown in Fig. 6. Indeed, the absence of  $C$ - $V$  shifts confirms that  $\text{Cu}^+$  penetration is prevented by the 750 Å nitride layer.

The measured  $\Delta V_{\text{FB}}$ ,  $I_{\text{gate}}-V_{\text{gate}}$ , and  $I_{\text{gate}}-time$  data (Figs. 5, 7, and 8 respectively) suggest that  $\text{Cu}^+$  drift kinetics are governed by the physical model depicted in Fig. 9. A positive  $V_{\text{gate}}$  first ionizes Cu atoms and then injects the resulting  $\text{Cu}^+$  into the oxide cap, giving rise to  $I_{\text{gate}}$ . Should  $\text{Cu}^+$  ions penetrate readily into the polymer (PAE and FPI), they will accumulate at the polymer/thermal-oxide interface, establishing an uncompensated positive space charge near the Si substrate as evidenced by the negative shift in  $C$ - $V$ . Field divergence from this space charge will lower the electric field at the gate interface and reduce the rate of  $\text{Cu}^+$  injection (Fig. 7), consistent with the observed reduction of  $I_{\text{gate}}$  with time (Fig. 8). On the other hand, should  $\text{Cu}^+$  be unable to penetrate into the polymer (BCB), the accumulation of  $\text{Cu}^+$  space charge in the oxide cap will reduce the gate interface electric field to cease further injection of  $\text{Cu}^+$ . In this case, since the charge is located near the gate, the  $C$ - $V$  behavior will be negligibly affected. Using  $I_{\text{gate}}$  as a quantitative measure of injected  $\text{Cu}^+$ , this model accurately predicts the measured  $\Delta V_{\text{FB}}$  transients (Fig. 10). It is used to estimate the initial  $\text{Cu}^+$  drift rates into the polymers (Fig. 11). The  $\text{Cu}^+$  drift rate into PECVD oxynitride and deposited oxide are included for comparison [10].

## Conclusions

Cu drifts readily into poly(arylene ether) and fluorinated polyimide, but much more slowly into benzocyclobutene. Cu integration with poly(arylene ether) and

fluorinated polyimide will require dielectric or metal barrier encapsulation. Nitride or oxynitride liners are effective dielectric barriers provided they are sufficiently thin to preserve the low- $K$  advantage of the polymer without compromising barrier integrity. Cu integration with benzocyclobutene will relax barrier requirements but is constrained by a reduced process temperature ceiling.

## Acknowledgments

This work was funded by the Semiconductor Research Corporation under Task ID 448.034. A. Loke was additionally supported by the Natural Sciences and Engineering Research Council of Canada. We gratefully acknowledge materials/processing support and valuable discussions from Paul Townsend of Dow Chemical, Raymond Vrtis and Kelly Heap of Schumacher, and Melvin Zussman of HD Microsystems. We also thank Justin Leung of Intel, Carl-Mikael Zetterling of KTH (Sweden), and Matthew Angyal and Brian Mowry of Motorola for fruitful technical discussions.

## References

- [1] S. Venkatesan *et al.*, "A high performance 1.8V, 0.20 $\mu\text{m}$  CMOS technology with copper metallization," *Proc. IEEE IEDM*, pp. 769–772, Dec. 1997.
- [2] D. Edelstein *et al.*, "Full copper wiring in a sub-0.25 $\mu\text{m}$  CMOS ULSI technology," *Proc. IEEE IEDM*, pp. 773–776, Dec. 1997.
- [3] B. Luther *et al.*, "Planar copper-polyimide back end of the line interconnects for ULSI devices," *Proc. VMIC*, pp. 15–21, June 1993.
- [4] S.-Y. Oh and K.-J. Chang, "2001 needs for multi-level interconnect technology," *IEEE Circuits and Devices*, vol. 11, no. 1, pp. 16–21, 1995.
- [5] M. T. Bohr, "Interconnect scaling—the real limiter to high performance ULSI," *Proc. IEEE IEDM*, pp. 241–244, Dec. 1995.
- [6] J. D. McBrayer, R. M. Swanson, and T. W. Sigmon, "Diffusion of metals in silicon dioxide," *J. Electrochem. Soc.*, vol. 133, no. 6, pp. 1242–1246, June 1986.
- [7] C. Chiang *et al.*, "Dielectric barrier study for copper metallization," *Proc. VMIC*, pp. 414–420, June 1994.
- [8] J. S. H. Cho, H.-K. Kang, C. Ryu, and S. S. Wong, "Reliability of CVD Cu buried interconnections," *Proc. IEEE IEDM*, pp. 265–268, Dec. 1993.
- [9] S. S. Wong, A. L. S. Loke, J. T. Wetzel, P. H. Townsend, R. N. Vrtis, and M. P. Zussman, "Electrical reliability of Cu and low- $K$  dielectric integration," presented at the *MRS Spring Meeting* (San Francisco, CA), April 1998.
- [10] A. L. S. Loke, C. Ryu, C. P. Yue, J. S. H. Cho, and S. S. Wong, "Kinetics of copper drift in PECVD dielectrics," *IEEE Electron Device Lett.*, vol. 17, no. 12, pp. 549–551, Dec. 1996.
- [11] E. H. Snow and B. E. Deal, "Polarization phenomena and other properties of phosphosilicate glass films on silicon," *J. Electrochem. Soc.*, vol. 113, no. 3, pp. 263–269, March 1966.






Fig. 6.  $C-V$  traces of nitride control capacitors stressed at  $200^\circ\text{C}$  for 1 h under various gate biases.




Fig. 7.  $I_{\text{gate}}-V_{\text{gate}}$  characteristics of oxide-sandwiched (a) PAE, (b) FPI, and (c) BCB capacitors at  $200^\circ\text{C}$ .




Fig. 8.  $I_{\text{gate}}$  transients during BTS of oxide-sandwiched (a) PAE, (b) FPI, and (c) BCB capacitors at  $200^\circ\text{C}$  under +20 V gate bias.




Fig. 9. Energy band diagram illustrating proposed kinetics of  $\text{Cu}^+$  penetration. Cu atoms ionize, penetrate into the dielectric, and then accumulate in the dielectric as  $\text{Cu}^+$  space charge.




Fig. 10. Measured  $\Delta V_{\text{FB}}$  transients ( $\bullet$ ) compared to model predictions (---) for Cu-gate (a) PAE and (b) FPI capacitors.




Fig. 11. Arrhenius plot of initial  $\text{Cu}^+$  drift rates in various dielectrics.