A Novel Three-Phase Multilevel Inverter Using Less Number of Switches

Neelesh Kumar, Sanjeev Gupta, S.P.Phulambrikar

Abstract-A novel three phase multilevel inverter with a small number of switching devices is proposed. Large electrical drives and utility application require advanced power electronics converter to meet the high power demands. As a result, multilevel power converter structure has been introduced as an alternative in high power and medium voltage situations. A multilevel converter not only achieves high power rating but also improves the performance of the whole system in terms of harmonics. In this paper the proposed inverter can output more numbers of voltage levels with reduced number of switches as compared to cascade H-bridge inverter, which results in reduction of installation cost and have simplicity of control system. Finally, the simulation and experimental results validate the concept of this new topology.

Keywords-PWM, SPWM, Cascade H-bridge(CHB), matlab simulation, multilevel inverter.

I. INTRODUCTION

Numerous industrial applications have begun to require high power apparatus in recent years. Power electronic inverter become popular for various industrial drives applications. Recently, multilevel power conversion technology has been developing the area of power electronics very rapidly with good potential for further developments. As a result the most attractive applications of this technology are in the medium to high voltage ranges. A multilevel converter not only achieves high power rating, but also enables the use of renewable energy sources. Renewable energy sources such as photovoltaic, wind, and fuel cells can be easily interfaced to a multilevel converter system for a high power application. proposed topology has less switches than that of [1] in symmetric topology.

II. CASCADE H-BRIDGE MULTILEVEL INVERTER

A cascade multilevel inverter made up of from series connected H-bridge inverter, each with their own isolated dc bus. Each level can generate three different voltage outputs +Vdc, 0, -Vdc by connecting the dc sources to the ac output side by different combinations of the four switches. The output voltage of m level inverter is the sum of all the individual inverter outputs. Cascade multi-level inverter consists of a number of H-bridge inverter units with separate dc source for each unit and it is connected in cascade or series as shown in fig. 1.

Figure 1 Three phase structure of Cascaded Multilevel Inverter

If all the dc source in Fig. 1 equal to Vdc, the inverter is known as symmetrical multilevel inverter and the number of output phase voltage levels N_{step} in a cascade inverter is defined by :

$$N_{step} = 2n + 1$$  (1)

Where n is the number of separate dc sources or the number of full bridges and the maximum output voltage ($V_{max}$) of this n cascade multi level inverter is:

$$V_{max} = nV_{dc}$$  (2)

III. PROPOSED MULTILEVEL INVERTER

The general circuit diagram of phase A of the three phase proposed multilevel inverter is shown in fig.2. The proposed multilevel inverter requires only nine switches for single phase seven level inverter and total twenty seven switches for three phase seven level. For the proposed topology, we just need to add only one switch for every increase in levels for single phase. Fig.3 showing the proposed three phase multilevel inverter, one phase of proposed inverter is shown in fig.4. fig.3 and fig.4 both are matlab simulated model of proposed multilevel inverter. In case of fig.4 it generate 7-level shaped output voltage wave. The switch $S_6$,$S_9$ connect...
in anti parallel across the load. In place of switch \( S_8, S_9 \) a bidirectional may be used. For increasing output voltage levels one power supply shall be added with one switch only. The table I showing the switching of device for different output voltage level.

### Table I Switching conditions

<table>
<thead>
<tr>
<th>Conducting switches</th>
<th>Amplitude of the output voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( V_{dc} )</td>
</tr>
<tr>
<td>2</td>
<td>( 2V_{dc} )</td>
</tr>
<tr>
<td>3</td>
<td>( 3V_{dc} )</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>( -V_{dc} )</td>
</tr>
<tr>
<td>6</td>
<td>( -2V_{dc} )</td>
</tr>
<tr>
<td>7</td>
<td>( -3V_{dc} )</td>
</tr>
</tbody>
</table>

### Table II Comparison between cascade and proposed multilevel

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Cascade</th>
<th>Proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Levels</td>
<td>3 5 7 9 11</td>
<td>3 5 7 9 11</td>
</tr>
<tr>
<td>Switches required</td>
<td>4 8 12 16 20</td>
<td>4 6 9 10 11</td>
</tr>
</tbody>
</table>

### IV. THE MODULATION SCHEME

There are several modulation strategies possible for multilevel inverters. The firing method used in this paper is different from conventional pwm method. Firing pulses generated by comparing the sine wave with constant and then ANDed with pulse generator for pwm. This results smallest harmonics in output voltage and can be easily expanded to any level. This scheme is very simple and less complicated. The Fig. 4 showing the modulation scheme for switches 1 to 7. The output pulse of fig 4 is shown in fig 5 for all the switches for single phase.
The matlab simulated circuit of 3-phase proposed inverter is shown in fig 2 and fig 3. All the DC voltage source is same because the proposed multilevel is symmetrical type. The multilevel inverter is adjusted to produce a 50-Hz, 7-level staircase waveform. The parameter selected for testing are (a) L=50mH with R=100Ω (b) R=100Ω (c) Vdc=100 V. The output waveform of a single phase is shown in fig 6 with their corresponding fourier spectrum. The total harmonic distortion(THD) is one of the measure harmonics in waveform. From fig 6 we have the THD in voltage waveform of phase A is 9.9% which is better.
The phase voltage of all the three phases is shown in fig 7. From fig 7 the output is staircase with 7-level and phase shifted with each other exactly by 120°.

VII. CONCLUSION

A novel three phase multilevel inverter topology has been proposed in this paper. The most important feature of the system is being convenient for expanding and increasing the number of output levels simply with less number of switches. This method results in the reduction of the number of switches, losses, cost and also place. With present switching algorithm, the multilevel inverter generates nearly sinusoidal output voltage with very low harmonic content.

REFERENCE

[5]. B.P.Mcgrath and D.G Holmes “reduced n PWM harmonic distortion for multi level inverters operating over a wide modulation range” IEEE Transactions on power electronics vol 21 no 4 pp941-949, july 2006
[9]. Martha Calais, Lawrence J.Borlel Vassiliou, G. Agelidis “Analysis of Multi carrier PWM Methods for a single phase five level inverter” IEEE

Neelesh Kumar, born in chattisgarh, completed B.E. degree in electrical and electronics engineering from CSIT Durg, Chattisgarh, India. Now currently doing ME in Electrical Machine and Drives in SATI VIDISHA , Madhya Pradesh, India.

Sanjeev Gupta, working as a professor, Electrical Engineering department, SATI VIDISHA, Madhya Pradesh, India.

S.P.Phulambrikar, HOD, Electrical Engineering department, SATI VIDISHA, Madhya Pradesh, India.