Automatic parallelization of irregular applications

E. Gutiérrez, R. Asenjo, O. Plata *, E.L. Zapata

Department of Computer Architecture, University of Málaga, P.O. Box 4114, E-29080 Málaga, Spain

Received 6 December 1999; received in revised form 9 May 2000

Abstract

Parallel computers are present in a variety of fields, having reached a high degree of architectural maturity. However, there is still a lack of convenient software support for implementing efficient parallel applications. This is specially true for the class of irregular applications, whose computational constructs hardly fit current parallel architectures. In fact, contemporary automatic parallelizers produce, in general, poor parallel code from these applications. This paper discusses techniques and methods to help improve the quality of automatic parallel programs. We focus on two issues: parallelism detection and parallelism implementation. The first issue refers to the detection of specific irregular computation constructs or data access patterns. The second issue considers the case that some frequent construct has been detected but has been sub-optimally parallelized. Both issues are dealt with in depth and in the context of sparse computations (for the first issue) and irregular histogram reductions (for the second issue). © 2000 Elsevier Science B.V. All rights reserved.

Keywords: Automatic parallelization; Irregular problems; Parallelism detection; Sparse matrix computations; Irregular reductions; Distributed shared-memory architectures

☆ This work was supported by the Ministry of Education and Science (CICYT) of Spain under project TIC96-1125-C03 and the Esprit IV Working Group of the European Union under contract no. 29488 (Automatic Performance Analysis: Resources and Tools, APART).

* Corresponding author.

E-mail addresses: eladio@ac.uma.es (E. Gutiérrez), asenjo@ac.uma.es (R. Asenjo), oscar@ac.uma.es (O. Plata), ezapata@ac.uma.es (E.L. Zapata).

$0167-8191/00/$ - see front matter © 2000 Elsevier Science B.V. All rights reserved.

PII: S 0 1 6 7 - 8 1 9 1 ( 0 0 ) 0 0 0 5 2 - 1
1. Introduction and background

This decade is seeing the popularization of parallel computers. Nowadays, these machines can be found in many different fields, in industry, research, academic and commercial places. The architecture of parallel computers has reached a high degree of maturity, and many people agree that parallel computing is an effective tool for solving a large variety of difficult problems. However, developing efficient parallel applications for these machines is still a difficult task.

One part of the problem is that parallel computers are architecturally complex. Contemporary general-purpose multiprocessors may be classified into two large classes: private memory and shared-memory machines [12]. Private memory multiprocessors present a high-bandwidth, high/medium-latency communication network, which is efficient for large and infrequent messages. Hence, exploiting private memory locality is important in order to minimize network communications. In addition, as these machines lack from a global or shared memory, parallel tasks should be provided with a simple and efficient mechanism to locate data distributed across processors’ local memories. Shared-memory multiprocessors, on the other hand, provide a global physical memory address space, which facilitates the location of data. However, most of these machines implement a cache coherence protocol in hardware, that takes charge of data communications among processors at the cache block level. Exploiting cache locality, thus, is important in order to minimize cache interventions and invalidations, and get efficiency from these machines.

The second part of the problem is that there is some lack of convenient software support for implementing applications efficiently, that is, that produces parallel software able to exploit the above complex architectural features. This is a general situation that deserves to be analyzed in more detail. There is a large class of numerical applications, called regular problems, that exhibit a regular structure. Computationally, these problems are characterized by the following property. Considering the usual case in which data are organized as arrays, if two different array elements are data dependent then there is typically some simple relationship between the corresponding array indices, often a linear function analyzable by the compiler. These applications are usually easy to parallelize, either manually or automatically, making efficient use of the processor cycles and the memory hierarchy of the current multiprocessor architectures.

Many important scientific/engineering applications, however, show an irregular structure, and are known as irregular problems. These problems arise in sparse matrix computations, computational fluid dynamics, image processing, molecular dynamics simulations, galaxy simulations, climate modeling, optimization problems, etc. [28] The dependence graph for these applications depends on the input data, and so they exhibit an irregular and unpredictable run-time behavior, that does not fit directly to the architectural features of current multiprocessors. This makes that writing an efficient parallel program becomes a very difficult task.

Much research effort has been (and is being) devoted during this decade (and the previous one) to develop suitable programming tools for parallel computers [7,44]. Two important focuses of this research are in language and in compiler technologies.
Advances in parallel language technology for numerical problems are mainly aimed to enable users to program parallel computers using similar methods to those used in conventional computers. Leaving message passing libraries (like MPI [40]) aside, two standards have been established in recent years. On one hand, high-performance Fortran (HPF) [23,27], that extends the Fortran language with a set of language constructs following the data parallel programming model. This paradigm is based on a single thread of control and a globally shared address space. Parallelism is specified through data distributions, which drive the generation of parallel tasks following the owner compute rule. On the other hand, OpenMP [29], that extends C and Fortran languages with task-parallel shared-memory language constructs. In this model, parallelism is specified by partitioning computations instead of data.

Research in compiler technology is associated, in a first instance, to advances in parallel language technology, as powerful translators are necessary to produce effective parallel machine codes from programs explicitly parallelized using, for instance, the above mentioned standards. However, a step forward is given if the compiler is capable of a full parallelization effort. It is clear that automatic parallelizing compilers lead to smaller development times for writing a parallel program. Basically, these parallelizers are source-to-source translators which are fed with a sequential code which is subsequently restructured and extended with the necessary directives, sentences and communication operations, to produce the parallel version.

There are a variety of automatic parallelizers available today, most of them being developed as academic research projects, like Polaris [11,10], SUIF [21] and PROMIS [39] (which takes much of the technology from the past Parafrase-2 project [30]). There are also some commercial products [37,38].

Nowadays, most parallelizing compilers are able to generate efficient parallel codes from regular applications. However, the same cannot be said for irregular codes or in presence of dynamic data structures. In general cases, these compilers usually produce fully or partially parallel codes using techniques based on the inspector–executor model [32]. This model consists of the introduction of code to analyze each data access at run-time and decide if the access is local or remote (inspector). In the case of remote accesses, current location of remote data is determined (localize) and stored locally by communication routines before the actual computations are performed (executor).

Run-time support libraries were developed in order to simplify the implementation of inspectors and executors, like CHAOS/PARTI [31]. PILAR [24], a library developed to provide basic support for the PARADIGM compiler [6], is an improved implementation of the inspector/executor paradigm, as it can exploit the certain regularities that many irregular applications exhibit.

Other run-time techniques were proposed recently, as that based on the speculative execution of irregular loops in parallel [36,43]. Parallel execution of the loop proceeds until a dependence violation is detected. In such case, the execution is interrupted, the state is rolled back to the most recent safe state, the correct access order is enforced and parallel execution is resumed.

Techniques like the above are general enough to be applied to virtually any irregular application. However, due in part to their generality, the efficiency obtained
from the automatically parallelized codes is, in general, poor. Better performance could be obtained if techniques are developed and optimized for special cases of frequent computation structures and/or data access patterns [42,3,25]. The problem is two-fold. First (parallelism detection), the parallelizer must be able to detect such computation/data constructs and, this way, take advantage of some important code and problem properties. Second (parallelism implementation), some of the techniques used to parallelize currently detected constructs are too general or sub-optimal, and thus must be optimized. The final objective consists of generating automatically competitive (high-quality) parallel code, regarding equivalent manually parallelized versions.

In this paper, we take Polaris as the base parallelizer, due to the excellent results it achieves for a great deal of codes from both the SPEC and Perfect Club benchmarks. However, as many other compilers, Polaris can hardly parallelize any irregular code efficiently. In this paper, we present some of the weakest points of Polaris regarding this issue and propose some techniques to alleviate these deficiencies. As it is commonly done in these cases, we have compared our hand-parallelized versions of some irregular codes with the corresponding Polaris version to find out what should be improved.

The next section discusses the first issue, parallelism detection, in the context of sparse computations. A direct method for solving sparse linear systems has been chosen as a case study, as it presents most of the complexities associated to sparse codes, that is, the presence of dynamic compressed data structures. This example code allows us to determine the weakness of contemporary parallelizers like Polaris to produce effective parallel code from sparse programs. However, we will see that a small number of techniques to detect specific computational constructs is enough to generate a high-quality parallel output.

Section 3 is devoted to the second issue, parallelism implementation. In this case, we have selected an irregular (histogram) reduction as the case study. This kind of computation constructs is detected and parallelized by contemporary parallelizers, like Polaris. The problem here, in contrast, lies in the parallel output. Polaris uses array expansion to implement this parallelization, a simple and general technique. However, array expansion was designed for small scale shared-memory multiprocessors. The memory overhead it exhibits is too expensive for large machines. We will discuss a different implementation for such reductions that is free of such scalability problem.

2. Parallelism detection: Sparse matrix computations

When using a direct method for solving a large sparse system of linear equations [15,18], the coefficient sparse matrix is transformed, or factorized, an operation that may change the fill of the matrix. The compact representation of the matrix must take into consideration this fact. Also, row and/or column permutations of the coefficient matrix (pivoting) are usually accomplished in order to assure numerical
stability and reduce fill-in (preserve sparsity rate). All these features make direct methods hard to parallelize efficiently.

In this section we take the sparse LU factorization as a representative transformation which is used in many sparse direct methods. The next section briefly introduces the LU factorization and presents a general Fortran code for the sparse LU. In Section 2.2 we compare the hand-parallelized and the automatic-parallelized (Polaris) versions of the above serial code. An analysis of the resulting parallel codes allows us to determine the weak points of Polaris when dealing with this class of codes, and to propose some techniques (Section 2.3) in order to increase the efficiency of the Polaris output code. The same techniques can be used for other sparse irregular codes, as we discuss in Section 2.4.

2.1. Sparse LU factorization

The LU factorization is used for the conversion of a general system of linear equations to triangular form via Gauss transformations [18]. The factorization of a coefficient \( n \times n \) matrix \( A \) results in two \( n \times n \) matrices, \( L \) (lower triangular) and \( U \) (upper triangular), and two permutation vectors \( \pi \) and \( \rho \) such that \( A_{\pi,\rho} = (LU)_{ij} \).

There are different strategies to compute the LU factorization [13]. The approach followed in this section corresponds to the right-looking (or sub-matrix based) generic method. We discarded the left-looking approach due to its lack of parallelism [1]. The algorithmic structure of this method is sketched in Fig. 1 (in-place factorization of the matrix \( A \)). In the outer iteration \( k \), a pivot is chosen, column and row permutations may be performed so that the pivot occupies the \((k, k)\) matrix position, and, finally, the sub-matrix defined by the pivot is updated (that is, entries \((k + 1 : n, k : n)\) of \( A \)).

In the case of a sparse coefficient matrix, it is usual to represent it by a compressed format. These formats do not store zero entries of the matrix, with the aim of saving

\[
\begin{align*}
\text{do } & k = 1, n \\
& \quad \text{Find pivot } = A(i,j) \\
& \quad \text{if (i .ne. k) then} \\
& \quad \quad \text{swap (A(k,1:n), A(i,1:n))} \\
& \quad \text{endif} \\
& \quad \text{if (j .ne. k) then} \\
& \quad \quad \text{swap (A(1:n,k), A(1:n,j))} \\
& \quad \text{endif} \\
& \quad A(k+1:n,k) = A(k+1:n,k) / A(k,k) \\
& \text{do } j = k+1, n \\
& \quad \text{do } i = k+1, n \\
& \quad \quad A(i,j) = A(i,j) - A(i,k)A(k,j) \\
& \quad \text{endo} \\
& \text{endo} \\
\end{align*}
\]

Fig. 1. Right-looking LU algorithm.
both memory and computation overhead. One of the most used formats of this kind is the compressed column storage (CCS) [8]. This format represents a sparse matrix $A$ as a set of three vectors. The first vector stores the non-zero values of the matrix (fill-ins), the second one stores the row indices of the entries in the first vector, and the third one stores the locations in the first vector that starts a column of $A$. Fig. 2 shows the CCS representation of a sample matrix $A$. Array $A$ stores the non-zero matrix entries, $R$ stores the row indices and $\text{C PTR}_1$, the pointers to the beginning of each column. An additional pointer array, $\text{C PTR}_2$, used during computation to point to the pivot row, is also present.

Taking again the algorithmic structure presented in Fig. 1, the fill-in which may take place during the update of the reduced sub-matrix ($A(k + 1 : n, k + 1 : n)$) can be managed by moving columns in the CCS data structure. In order to minimize the memory traffic due to this column movement, a previous analysis stage may be carried out. This analysis phase reorders the matrix $A$, selecting the pivots which ensure the numerical stability and preserve the sparsity. It also selects the outer iteration $k$ at which it is worthwhile to switch from a sparse code to a dense one (when the reduced sub-matrix is, for instance, 15% dense [14,5]). After this analysis stage, the factorize stage comprises a sparse phase followed by the switch to a dense factorization stage, based on level 2 (or 3 for block-cyclic distribution) BLAS. To further reduce the column movement, the sparse LU code is designed to be not in-place. At the end of the factorization, hence, the output matrix $LU$ appears stored in a CCS data structure, as depicted in Fig. 3. Here, $FPTR_2$ points to the pivots of matrix $LU$.

We can, now, briefly describe the sparse LU algorithm. The main problem we need to solve is how to manage the new entries which appear during factorization.
Due to the compressed data structure, during the update we have to move each column of the reduced sub-matrix to other memory zone in which the column can fit. To make a long story short, for each outer iteration \( k \), we copy the pivot column, \( k \), to the CCS data structure representing \( LU \) (arrays \( \text{FACT} \), \( \text{FR} \) and \( \text{FPTR1} \)), after dividing it by the pivot. Fig. 4 shows this piece of code. The remaining columns are updated and moved from one half of the arrays \( A \) and \( R \) to the other half, properly updating the \( \text{CPTR1} \) and \( \text{CPTR2} \) pointers, as shown in the code of Fig. 5. After the first \( \text{IterSwitch} \) iterations, the code switches to a dense factorization code for the remaining \( n - \text{IterSwitch} \) iterations.

2.2. Hand-coded and automatic parallelization

The previously described code is easy to parallelize by hand. All loops but the outermost one, \( k \), are parallel. Summarizing, to run over a \( P \times Q \) processor mesh, the hand-parallel algorithm just needs [1]:

- An efficient and uniform distribution of the sparse coefficient matrix, like the BCS distribution scheme [4,2,42]. This scheme is a cyclic distribution of the compressed representation of the sparse matrix. First, the compressed data are expanded to the full matrix form. Then, the full matrix is cyclically distributed on the processors, as if it were a dense matrix. Finally, the sparse local matrices are stored using the CCS compact format (independently one for another). Both row index and column pointers are local. When changing the data structure (from CCS to a dense array) prior to the dense factorization, the dense array remains automatically

![Fig. 4. Sparse F77 LU factorization (normalization of the pivot column).](image-url)
distributed in a dense cyclic fashion. That way, the switch wastes a negligible amount of time.

• Two communication stages. The first one broadcasts the pivot row by columns of the mesh. The second one broadcasts the pivot column by rows of the mesh.

• The cutting down of the iteration space of the parallel loops to just traverse the local coefficients of the local matrices.

Table 1 presents the experimental performance of the described hand-parallel LU code obtained on a Cray T3D, for some of the Harwell–Boeing [16] sparse matrices. The message passing interface is provided by the SHMEM library (specifically, the function `shmem_put`) [9].
The same sequential sparse LU code (see Figs. 4 and 5) was parallelized using the Polaris automatic parallelizer, with no intervention of the user. In this case, as the Polaris output code contained shared-memory directives, the experiments were conducted on a 16-processor SGI power challenge. Results for a Harwell–Boeing matrix are presented in Table 2. Note first the overhead introduced by the compiler in the parallel execution time (comparing the sequential code with the parallel one executed in a single node), and second that the execution time increases (instead of decreasing) with the number of processors.

There are a number of reasons that justify the above disappointing result. For this irregular code, Polaris only exploits the trivial parallelism of loops 20, 30 and 40 (Fig. 4), by avoiding the induction variable \( EYE \) and transforming the loop in its closed form. In Fig. 6 we show, as an example, the Polaris output for the loop 40. It is not difficult to imagine that the bookkeeping introduced in this parallel version of the loop 40 is greater than the speed-up achieved just traversing one sparse column. Actually the most time consuming loop in the code is loop 50, which cannot be parallelized by Polaris. Despite this, inside loop 50, Polaris detects a histogram irregular reduction [33], loop 80 that writes array \( W() \). Due to the existence of a subscripted subscript in this reduction, Polaris decides to use array expansion to safely parallelize it. However, the subscript array \( FR(I) \), in the range \( F1:F2 \) of the index \( I \), contains the row indices of a column of the coefficient matrix, and thus is a permutation array (there are no repeated entries in this section of the array). So, considering this information, loop 80 is a fully parallel loop, and should not suffer from the array expansion overhead. We will return to this implementation in the section about irregular reductions.

In any case, even if we manually parallelize loop 80 and the other loops conservatively serialized by Polaris (loops 60, 70, 90 and 95), it is very difficult to obtain good efficiency. Basically these loops traverse column sections, which do not present enough work to justify their parallelization. The alternative is to parallelize the most time consuming loop, loop 50, which takes care of the reduced sub-matrix update.

Table 2

<table>
<thead>
<tr>
<th>Matrix</th>
<th>Sequential</th>
<th>1</th>
<th>2</th>
<th>4</th>
<th>8</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>LNS 3937</td>
<td>77.14</td>
<td>179.41</td>
<td>350.66</td>
<td>425.49</td>
<td>492.75</td>
<td>710.01</td>
</tr>
</tbody>
</table>
All columns in this reduced sub-matrix can be processed independently, but Polaris considers that variables A, R, CPTR1, W and SHIFT may present dependences. Conservatively, Polaris marks loop 50 as sequential. The problem is complex because arrays A and R are accessed by the SHIFT induction variable, which is conditionally incremented (depending on the fill-in) in loop 90.

We will discuss next what should be done to automatically determine that this loop can be executed in parallel.

2.3. Sparse-code parallelization techniques

In order to automatically parallelize loop 50 we need to complete two tasks. First we have to detect that the loop iterations are independent (that is, free of loop-carried true dependences), and second, we need to generate the parallel code by breaking the remaining false dependencies with the proper privatization techniques. Let us discuss in detail both issues.

2.3.1. Parallelism detection: Dependence test

Clearly, inside loop 50 (with index J), the reads in variables A and R are indexed by I, which traverses a column from CPTR1(J) to CPTR1(J+1)-1. On the other hand, writes in these variables are indexed with the induction variable SHIFT. Hence, two conditions must be fulfilled to prove that this loop is parallel:

1. The range of SHIFT must not overlap in different J iterations (no output dependences).
2. The range of SHIFT must not overlap the range of I, (CPTR1(J)–CPTR1(J+1)-1), in any J iteration (no flow or anti-dependences).

The first condition can be proved with the following symbolic analysis: always A and R are written, variable SHIFT is incremented, and therefore it is impossible to write twice in the same position. A more complex analysis can be done by proving that
SHIFT is monotonically increasing (loop 60 executes at least one iteration due to initial values set in loop 20).

To prove the second condition, we need a run-time test since SHIFT and CPTR1 are not known at compile time. This run-time test, shown in Fig. 7, should prove that

- the lowest index for reading array $A$, $\text{min}_i$, is greater than the greater index for writing $A$, $\text{max}_\text{shift}$, and,
- the greater index for reading array $A$, $\text{max}_i$, is smaller than the lowest index for writing $A$, $\text{min}_\text{shift}$.

As a first approach, the minimum and maximum values of $I$ can be obtained by traversing the $n-k$ last components of array CPTR1. A wiser option consists of noticing that CPTR1 is monotonically increasing, since it is updated with SHIFT, which fulfills this condition. In such a case, we get $\text{min}_i = \text{CPTR1}(K+1)$ and $\text{max}_i = \text{CPTR1}(N+1)-1$. On the other hand, it is clear that $\text{min}_\text{shift} = \text{SHIFT}$, but $\text{max}_\text{shift}$ should be estimated for the worst case, that is, $\text{max}_\text{shift} = \text{SHIFT} + (N-K)*(F2-F1+1) + \text{max}_i - \text{min}_i$.

### 2.3.2. Parallelization: Automatic privatization

Once we know there are no dependencies, we have to face the generation of the parallel code, that is, to allow the parallel processing of separate sets of matrix columns. However, there are scalar ($C1$, $C2$, $AMUL$, $SHIFT$) and array ($W$, $A$, $R$) variables which should be privatized in order to process in parallel each set of columns, by breaking remaining loop-carried output and anti-dependences.

Scalar variables $C1$, $C2$, and $AMUL$ are easily detected as privatizable. A more complex situation arises for array $W$. The access pattern to $W$ is schematically presented in Fig. 8. From this pattern, $W$ is privatizable if its values are the same at the beginning of each iteration. Actually, $W$ is at the beginning a zero array, and remains so after each $j$ iteration if values in arrays $R$ and $FR$ are between 1 and $n$. In order to check the range of values in these arrays we have to test before entering in the outermost loop that values in $R$ are between 1 and $n$. Then, the following symbolic analysis suffices. $FR$ is copied from $R$ before entering loop 50, and $R(\text{SHIFT})$ is copied from $R(i)$ in this loop, except in loop 90, where $R(\text{SHIFT}) = I$ with $I$ in 1: $N$. Therefore the range in $R$ and $FR$ is (1: $N$).

Regarding arrays $A$ and $R$, we notice that they are written indexed with $SHIFT$, which is conditionally incremented in loop 90. In such a case, we cannot transform the minimum and maximum values of $I$ can be obtained by traversing the $n-k$ last components of array CPTR1. A wiser option consists of noticing that CPTR1 is monotonically increasing, since it is updated with SHIFT, which fulfills this condition. In such a case, we get $\text{min}_i = \text{CPTR1}(K+1)$ and $\text{max}_i = \text{CPTR1}(N+1)-1$. On the other hand, it is clear that $\text{min}_\text{shift} = \text{SHIFT}$, but $\text{max}_\text{shift}$ should be estimated for the worst case, that is, $\text{max}_\text{shift} = \text{SHIFT} + (N-K)*(F2-F1+1) + \text{max}_i - \text{min}_i$.

### 2.3.2. Parallelization: Automatic privatization

Once we know there are no dependencies, we have to face the generation of the parallel code, that is, to allow the parallel processing of separate sets of matrix columns. However, there are scalar ($C1$, $C2$, $AMUL$, $SHIFT$) and array ($W$, $A$, $R$) variables which should be privatized in order to process in parallel each set of columns, by breaking remaining loop-carried output and anti-dependences.

Scalar variables $C1$, $C2$, and $AMUL$ are easily detected as privatizable. A more complex situation arises for array $W$. The access pattern to $W$ is schematically presented in Fig. 8. From this pattern, $W$ is privatizable if its values are the same at the beginning of each iteration. Actually, $W$ is at the beginning a zero array, and remains so after each $j$ iteration if values in arrays $R$ and $FR$ are between 1 and $n$. In order to check the range of values in these arrays we have to test before entering in the outermost loop that values in $R$ are between 1 and $n$. Then, the following symbolic analysis suffices. $FR$ is copied from $R$ before entering loop 50, and $R(\text{SHIFT})$ is copied from $R(i)$ in this loop, except in loop 90, where $R(\text{SHIFT}) = I$ with $I$ in 1: $N$. Therefore the range in $R$ and $FR$ is (1: $N$).

Regarding arrays $A$ and $R$, we notice that they are written indexed with $SHIFT$, which is conditionally incremented in loop 90. In such a case, we cannot transform...
the induction variable in its closed form to determine at which position each column has to be written before writing the previous one. Here again, we have to privatize the writings in local arrays pA and pR, indexed by the private variable pSHIFT. After the local update process, we need a subsequent copy out step to download parallel local arrays into global ones.

2.3.3. Evaluation of the automatic parallel code

The techniques described previously are not yet implemented in Polaris. However, we have generated what can be seen as the output of a parallelizing compiler implementing those techniques. Fig. 9 shows such output parallel code (loop 50 is the only shown). In this code, local variables are privatized by the local() clause in the DOACROSS directive. However, pSHIFT is privatized by expansion, depending on the number of processors (obtained through calling to mp_numthreads()), because pSHIFT value should live after the parallel loop. Notice that false sharing is avoided in the access to this privatized variable.

In [3], we reported a speed-up of 3.84 for this code in a SGI challenge multiprocessor with four 150 MHz R4400 processors, taking the Harwell–Boeing matrix LNS3937 as input. More recent results are presented in Table 3 for the same input matrix and a SGI power challenge with 16 R10000 processors. The first column in this table contains the time of the sequential code with no modification. In the next columns we see the speed-up and efficiency for different processor counts. For 16 processors, efficiency decreases due to load imbalance. This is because columns are block distributed to simplify the copy out stage, and therefore the last processors are more heavily loaded due to the greater fill-in in the right-lower corner of the matrix. Also, notice the overhead introduced by the parallel code (comparing the sequential time with the parallel time in one processor), basically explained by the amount of time consumed in the copy out stage.

---

```fortran
do i=1,n
  W(i)=0
end do

do j=
  ...
  do i=
    W(R(i))=...
  end do
  do i=
    W(FR(i))=...
  end do
  do i=1,n
    if(W(i).ne.0) then
      ...
      W(i)=0
    end if
  end do
```

Fig. 8. Access pattern to W in loop 50 (Fig. 5).
2.4. Summary of parallelizing techniques

In general, codes that process sparse matrices present some degree of parallelism when traversing rows or columns of the matrix. For instance, we have analyzed

Table 3
Performance of the automatic parallelized code in a SGI power challenge for the HB matrix LNS3937

<table>
<thead>
<tr>
<th></th>
<th>Sequential</th>
<th>1</th>
<th>2</th>
<th>4</th>
<th>8</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time (s)</td>
<td>77</td>
<td>138</td>
<td>67</td>
<td>31</td>
<td>18</td>
<td>15</td>
</tr>
<tr>
<td>speed-up</td>
<td>0.56</td>
<td>1.15</td>
<td>2.48</td>
<td>4.28</td>
<td>5.13</td>
<td></td>
</tr>
<tr>
<td>Efficiency</td>
<td>56%</td>
<td>57%</td>
<td>62%</td>
<td>53%</td>
<td>32%</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 9. Automatic parallel code for loop 50.
numerical codes like sparse matrix addition, multiplication, transposition, and sparse QR transformation, among others, finding that some of the previously described techniques for the LU are also applicable for them. Actually, the sparse LU factorization code is a good case study as it exhibits many of the paradigms we have to face when parallelizing dynamic sparse algorithms (in which the fill pattern changes during computation).

It is really tough to design a compiler able to detect that a sequential code is actually processing a sparse matrix. However, our approach is to teach the compiler to detect some simple code patterns, usually related to the processing of sparse matrices in CCS or CRS format. For instance, all the sparse codes mentioned in the previous paragraph contain a section with the pattern presented in Fig. 10.

In this data access pattern, bracket arrays are optional, and dots represent any valid F77 sentence. When this pattern is present in a code we can assume (with a low probability of error) that this code is dealing with a CRS/CCS compact data structure. In such a case, the compiler can trigger a special compiler pass in order to prove certain properties of these data structures: array $\text{PTR}$ is monotonic non-decreasing; $\text{IND}$ is a permutation array in the range $\text{PTR}(I):\text{PTR}(I+1)-1$; and values in $\text{IND}$ vector are in the range $(1:n)$, where $n$ is the size of the sparse matrix. If such properties can be proved, it may be possible to exploit the parallelism inherent to traversing different rows or columns. The corresponding semi-automatic approach may consist of just instructing the compiler that it is dealing with a CRS/CCS data structure, via an HPF directive, for instance [42].

Summarizing, to prove these properties we next describe four techniques that can be valid for many of the sparse codes using CRS/CCS compact representations (and also for other codes with similar properties). In addition, and due to the generality of the pattern presented in Fig. 10, each technique will be triggered by a more specific pattern (described for each case).

2.4.1. Monotonicity of loop bound arrays

In Fig. 11, the computational pattern is shown which identifies when this technique should be used. It is clear that all writes in $\text{VAL}$ are independent for each iteration $I$ if array $\text{PTR}$ is monotonically non-decreasing. More formally, the following expression should be fulfilled:

$$\bigcap_{i=1}^{n}[\text{PTR}(I) : \text{PTR}(I+1) - 1] = \emptyset.$$  

Fig. 10. General sparse CCS/CRS pattern.
To prove that a vector, \( \text{PTR} \), is non-decreasing in the range \((1:n)\) we distinguish two cases:

- If \( \text{PTR} \) is not modified during execution, we just need to place a loop after \( \text{PTR} \) initialization (or during initialization) to check that \( \text{PTR}(I) \leq \text{PTR}(I+1) \) for \( I = 1, n \).

- However, if vector \( \text{PTR} \) is modified during execution, a symbolic analysis is needed to check the variables from which \( \text{PTR} \) is written. In some cases (as we saw for the LU), the compiler can prove that the condition is true at the beginning of the program and that it is an invariant property through the program (Polaris has been recently extended with a property checker [26] to deal with similar cases).

### 2.4.2. Non-overlapping of induction variables

Fig. 12 presents two patterns in which an array is indexed via an induction variable inside a loop. To determine if loop \( I \) is parallel we consider two situations:

- If the loop can be transformed to a closed form, standard dependence tests are taken into account. Last value techniques should be applied if \( K \) lives after the loop [33].

- When this is not possible (may be because \text{positive_value} is not known at compile time) a range test is needed to prove that the range of \( K \) does not overlap with the range of \( I \).

Due to the complexity of this second case, we focus on a particular case presented in loop \( J \) of Fig. 12, considering that it is possible to estimate an upper bound of \text{positive_value} for all iterations. In such a case, to execute loop \( J \) in parallel we have to:

1. Find maximum and minimum values of \( I \) for the \( J \) range. This can be done by traversing array \( \text{PTR} \) at run-time, or in a cheaper way, if we can prove the monotonicity of \( \text{PTR} \) by the previous technique.

2. Determine the minimum value of induction variable \( K \) and obtain the equation which estimates the upper bound of \( K \).

3. Apply the run-time test which proves that \((\min_I > \max_K) \land (\max_I < \min_K)\)

---

```plaintext
DO 10 I= 1,n
  DO 20 J=PTR(I),PTR(I+1)-1
  VAL(J)=....
  20 CONTINUE
10 CONTINUE
```

---

Fig. 11. Computational pattern to trigger the \textit{monotonicity} test.

---

```plaintext
DO 10 I= ... 
   ... 
   VAL(K)=VAL(I) ... 
   ... 
   K=K + (positive_value) 
10 CONTINUE
```

---

Fig. 12. Computational pattern to trigger the \textit{non-overlapping} test.
2.4.3. Permutation vector detection

This test should be applied in cases in which the compiler finds a pattern similar to the one presented in Fig. 10, and previous techniques were not successful (see Fig. 13). If loop \( I \) cannot be parallelized by previous techniques, we can try to parallelize loop \( J \). This is possible if we prove that \( \text{IND} \) is a permutation array in the range \( \text{PTR}(I):\text{PTR}(I+1)-1 \). We cover to cases:

- If array \( \text{IND} \) is written just once during initialization, we only need to prove this condition, at run time, after the initialization.
- In other cases, when array \( \text{IND} \) is modified in other program points, a symbolic analysis is needed to prove that values written in \( \text{IND} \) are different in the range \( \text{PTR}(I):\text{PTR}(I+1)-1 \), for all \( I \).

2.4.4. Privatization technique extension

As discussed in Section 2.3.2, privatization is a powerful technique to break loop-carried output and anti-dependences. At the same time, it is also a difficult method to use in a general case. We consider here the two cases discussed in the previous Section 2.3.2: privatization of work arrays and privatization of arrays accessed via induction variables.

Regarding the detection of a working array, as \( W \) in Fig. 8, the problem may be solved as done in Section 2.3.2. However, there are more complex situations like, for example, in sparse matrix addition and multiplication codes. General run-time tests using shadow arrays [35] solve these cases but they are expensive, so more specific and cheaper solutions should be developed.

On the other hand, the privatization of arrays accessed by induction variables, which cannot be transformed to its closed form, is an easier problem. The automatic generation of the copy out operation does not present too much trouble either, as it can be seen as a particular reduction case [33].

3. Parallelism implementation: Irregular reductions

Irregular reduction operations are frequently found in the core of many large scientific and engineering applications. Fig. 14 shows simple examples of reduction loops (histogram reduction [34]), with a single reduction vector, \( A(\_ ) \), updated through single or multiple subscript arrays, \( f1(\_ ), f2(\_ ) \). Due to the loop-variant nature of the subscript array/s, loop-carried dependences may be present at run-time (if it is not a permutation array). It is usual that this reduction loop is executed many
times in an iterative process. The subscript array/s may be static (unmodified) during all the computation, or may change, usually slowly, through the iterative process.

In a shared memory context, academic parallelizers like Polaris and SUIF recognize irregular reductions and parallelize them using the replicated buffer or the array expansion techniques. The first method replicates the reduction array on all the processors. Each processor computes a portion of the reduction on its private buffer. Later a global reduction is obtained by combining all partial reductions, using synchronization to ensure mutual exclusion [20]. Array expansion, on the other hand, expands the reduction vector by the number of threads participating in the computation. This approach does not need any synchronization to obtain the global reduction, performing in general better than the replicated buffer method. However, both techniques have scalability problems due to the high-memory overhead they exhibit.

The next sections will discuss array expansion as one of the state-of-the-art automatic parallelizing techniques to deal with irregular reductions, showing one of its main drawbacks, scalability. As an alternative, we present a new method to parallelize irregular reductions on distributed shared-memory machines, whose efficiency and scalability overcome that of array expansion (and other current available techniques). The mapping of computations is based on the conflict-free write distribution of the reduction vector across the processors. The proposed method could replace array expansion in the implementation of parallel irregular reductions in compilers like Polaris.

3.1. Array expansion

Array expansion is a powerful and simple technique to parallelize irregular reductions. Fig. 15 shows the parallel code for the single reduction loop in Fig. 14, as obtained by the Polaris compiler (actually, a simplified and slightly optimized version is presented), that is, using the array expansion technique. A private copy of the full reduction vector \( A(\ ) \) is used for each processor. This is accomplished by expanding such vector by the number of threads participating in the computation. The parallel computation is organized around three phases. In phase 1, each processor initializes its own copy of the reduction array \( A_{\text{tmp}}(\ ) \). In phase
2, each processor works in parallel on the reduction loop, updating its private copy of the reduction array. Partial reductions are hence computed. Finally, in phase 3, global reduction values are calculated by combining the private copies $A_{tmp}$ on the global reduction array. With this arrangement, all loop-carried dependences that may exist in the loop due to possible replicated values in the subscript array $f$ are fulfilled.

Array expansion introduces two sources of overhead. Memory overhead due to the private copies of the reduction vector, and computing overhead due to the initialization of such buffers and the final combining of them on the global reduction array (phases 1 and 3 in Fig. 15). These features introduce hard scalability problems in the technique. In fact, array expansion works very well for small shared-memory multiprocessors. However, the same cannot be said if the programmer is interested in solving a large problem on a medium-size or large-scale distributed shared-memory machine.

3.2. Data write affinity with loop-index prefetching

Array expansion is based on the domain decomposition of the histogram reduction loop (that is, the decomposition of the $[1 : fDim]$ domain). This way, and due to the irregular data access pattern to the reduction vector through $f(\ )$, private
copies of such vector are needed. Such private buffers can be avoided (and the corresponding initialization and final combination) if the domain decomposition of the loop is substituted for a data decomposition of the reduction vector. The reduction vector may be, for instance, block distributed across the local memories of the distributed shared-memory multiprocessor. Afterwards, the computations of the histogram loop are arranged in such a way that each processor only computes those iterations that update reduction vector elements that the processor owns. Note that the data distribution of the reduction vector may be carried out at compile time (using some compiler or language directive), or at run-time, as a consequence of the arrangement of the loop iterations (that generates particular memory reference patterns).

A simple form to implement this computation arrangement is called data affiliated loop in [25]. Each processor traverses all the iterations in the reduction loop (that is, the \([1 : \text{ADim}]\) domain) and checks whether the reduction vector element referenced in the current iteration has been assigned to it. In such case, the iteration is executed; otherwise, the iteration is skipped. That is, the reduction in the histogram loop is guarded by a condition.

The above implementation is not efficient for large iteration domains. A better approach consists of exploiting data write affinity (DWA) on the reduction vector with the help of a loop-index prefetching (LIP) data structure (DWA–LIP technique). The LIP structure keeps track of the set of iterations that write each one of the blocks of the reduction vector. By using such prefetching structure, private buffers are avoided. A similar idea, \textsc{LocalWrite}, was proposed recently [22], which is a data affinity based compiler and run-time parallelization technique based on the owner compute rule. However, \textsc{LocalWrite} is not general, as it cannot deal in a uniform and effective way with general multiple reductions.

A simple implementation of a LIP link structure was discussed previously [19]. Here, however, we will explain a more general and efficient implementation. In order to present that, we need some notation. Let us consider a general multiple reduction loop, with many subscript arrays, \(f_1(\ ), f_2(\ ), f_3(\ ), \ldots\). Let \(b\) be the block number function for vector \(A(\ )\), \(b(k) = [(k - 1)T/\text{ADim}] + 1\), where \(k\) is an integer number in the range \([1 : \text{ADim}]\) and \(T\) is the total number of cooperating threads in the system. That is, a block of number \(r\) is owned by thread \(r\). Given iteration \(i\) of the reduction loop, we define \(B_{\text{min}}(\ B_{\text{max}}\) as the minimum (maximum) number of all blocks written in such iteration, \(B_{\text{min}}(i) = \min\{b(f_1(i)), b(f_2(i)), \ldots\}\), \(B_{\text{max}}(i) = \max\{b(f_1(i)), b(f_2(i)), \ldots\}\). The difference between both limits is then \(\Delta B(i) = B_{\text{max}}(i) - B_{\text{min}}(i)\).

In order to exploit parallelism from the reduction loop, the iterations are sorted into sets characterized by the pair \((B_{\text{min}}, \Delta B)\). Those sets of iterations of the form \((B_{\text{min}}, 0)\) are data flow independent and thus can be executed in parallel. In general, two sets of iterations, \((b_1, db_1)\) and \((b_2, db_2)\), are data flow independent if the writing areas in the reduction vector are non-overlapping, that is \(b_1 + db_1 < b_2\). Fig. 16(a) depicts a graphical example, for a system with six threads running in parallel executing a reduction loop with two subscript arrays. Iteration \(i\) belongs to the set \((2, 1)\), while \(j\) is in the set \((4, 1)\). Hence, arrays \(f_1(\ )\) and \(f_2(\ )\) write in
blocks 2 or 3 of the reduction vector in iteration $i$, while write in blocks 4 or 5 in iteration $j$. As a consequence, both iterations can be safely executed in parallel by two different threads.

The classification of iterations into those sets really represents a reordering of their execution. Fig. 16(b) shows a data structure for storing the above sets of reduction iterations, that represents an implementation of the LIP structure. A three-array linked list structure is used, $\text{init}(\ )$, $\text{count}(\ )$ and $\text{next}(\ )$, where the first two are triangular matrices. The entry $\text{init}(i,j)$ contains the first iteration in the set $(B_{\text{min}} = i, \Delta B = j)$, while $\text{count}(i,j)$ contains the total number of iterations in the same set. Array $\text{next}(\ )$ contains links to the rest of iterations of the set, starting from $\text{next}(\text{init}(i,j))$. Note that in the case of a single reduction loop, all entries in both matrices $\text{init}(\ )$ and $\text{count}(\ )$ are null except for the first column.

Fig. 17(a) shows the parallel version of a multiple reduction loop (as shown in Fig. 14 but with multiple subscript arrays) using the DWA–LIP approach taking into account the sets $(B_{\text{min}}, \Delta B)$ of reduction iterations. The procedure is as follows. All sets $(B_{\text{min}}, 0)$, referenced by the entries in the first column of $\text{init}(\ )$, are executed in parallel. Afterwards, all sets referenced by the even entries in the second column, which are all data flow independent, are executed in parallel, followed by the sets referenced by the odd entries. This scheme is continued in the third and following columns. Part (b) of this figure shows a simple code to compute the LIP linked list structure. This code contains a histogram reduction on the matrix $\text{count}(\ )$. As the size of this matrix is given by the number of threads computing the code, array expansion may be chosen to parallelize this computation with no significant memory overhead.

Fig. 16. Example graphical depiction of how two sets of iterations of a multiple reduction loop can be safely executed in parallel (a), and a data structure implementation for storing such sets (LIP) (b) (6 threads and 2 subscript arrays are assumed).
Fig. 17. Parallel multiple histogram reduction using data write affinity on the reduction vector with LIP (a), and the computation of the prefetching arrays (b).
3.3. Analysis

The DWA with LIP is an efficient technique to extract and exploit parallelism from irregular histogram reductions. Consider the general case of a multiple irregular reduction (Fig. 14 shows particular cases with one and two subscript arrays). Considering a total of $T$ threads cooperating in the parallel execution of the reduction loop, the parallel execution time may be written as

$$T_{\text{par}} = T_{\text{iter}} \left( \frac{N_{t_0}}{T} + \frac{N_{t_1}}{\lfloor T/2 \rfloor} + \frac{N_{t_2}}{\lfloor T/3 \rfloor} + \cdots \right),$$

where $T_{\text{iter}}$ is the (average) execution time of an iteration and $N_{t_k}$ is the total number of iterations considering all the sets with $\Delta B = k$ (that is, the total sum of all entries in column $k$ of array $\text{count}$ in the LIP structure). This simplified expression considers that the number of iterations is uniformly distributed along each column of array $\text{init}$. Similarly, the sequential execution time of the same loop is

$$T_{\text{seq}} = T_{\text{iter}} (N_{t_0} + N_{t_1} + N_{t_2} + \cdots).$$

Real applications usually exhibit locality properties in the input domain, which is reflected in the fact that values $N_{t_k}$ rapidly decrease as $k$ increases. For such applications $T_{\text{par}} \approx T_{\text{iter}} N_{t_0}/T$ and thus speed-up of the parallel code is near optimum (unless there is a significant non-uniform distribution of iterations writing the different blocks of the reduction vector). A similar conclusion is obtained when only a single irregular reduction appears in the application code, as $N_{t_k} = 0$ for $k = 1, 2, \ldots$

Regarding memory scalability, as no private buffering is needed (as in array expansion), the memory overhead is relatively small and not linearly depending on the number of threads. In general, the extra memory needed to store the LIP data structure has a complexity of $\mathcal{O}(f\text{Dim} + 2T^2)$, where $f\text{Dim}$ is the total number of iterations in the reduction loop ($f\text{Dim} = \sum_{k=0}^{T} N_{t_k}$) (see Fig. 14). Frequently, $\mathcal{O}(f\text{Dim} + 2T^2) \approx \mathcal{O}(f\text{Dim})$. Comparatively, the memory overhead complexity for array expansion is $\mathcal{O}(A\text{Dim} \times T)$, which increases linearly with the number of threads.

3.4. Performance evaluation

We have also experimentally evaluated the DWA–LIP parallelization technique on two benchmark codes. The first code is EULER, from the motivating applications suite of HPF-2 [17], which solves the differential Euler equations on an irregular mesh. We have selected one of the loops computing an irregular reduction inside a time-step loop (see Fig. 18). The basic operation on this code is the computation of physical magnitudes (such as forces) corresponding to the nodes described by a mesh. The magnitudes are computed over the mesh edges, each one defined by two nodes. Therefore two subscript arrays are needed to compute the magnitudes of each edge [3,22]. This reduction loop is interesting from the parallelization point of view because it contains subscripted reads and writes. In order to avoid side effects different from the irregular reductions, all experiments presented in this section only consider one of the reduction loops included in the EULER code. Specifically, the
loop shown in Fig. 18, which corresponds to a single static loop with reductions using two subscript arrays.

The second code we consider in this section is a simple 2D short-range molecular dynamics simulation [41]. This application simulates an ensemble of particles subject to a Lennard–Jones short-range potential. To integrate the equations of motion of the particles, a finite-difference leapfrog algorithm on a Nosé–Hoover thermostat dynamics is used. The core of the code, force contributions calculation, is sketched in Fig. 19. To speed-up such calculations an array of pairs of interactive particles is built, \( \text{neigh} \), every \( T \text{Hop} \) time steps. During this strip of time iterations, the neighbor list is reused, introducing a write indirection during force computation. At the end of the strip, the neighbor list is updated with the help of a link-cell. Hence, this piece of code represents a single loop with a single subscript array inside. The interesting point here is that the reduction loop is dynamic, as the subscript array is updated periodically.

The experiments have been conducted on a SGI Origin2000 multiprocessor, with 32 250 MHz R10000 processors, a main memory of 8192 MB, and a second-level cache of 4 MB for each processor. The OpenMP shared-memory directives have been used to carry out the parallelization of the loops. The array expansion parallel code used for comparison purposes was obtained using the Polaris compiler. All parallel codes (the DWA–LIP based loops and the Polaris output) were compiled using the SGI MIPSPro Fortran77 compiler (with optimization level O2). The maximum optimization level (O3) was not applied because the MIPSPro compiler does not optimize at all the parallel codes when such level is specified.

---

Fig. 18. A loop with multiple irregular reductions from the EULER code.

```
real vel_delta(3,numNodes)
integer edge(2,numEdges)
real edgeData(3,numEdges)
real velocity(3,numNodes)

do i = 1, numEdges
   n1 = edge(1,i)
   n2 = edge(2,i)
   a1 = funct(edgeData(1,i), edgeData(2,i), edgeData(3,i),
              velocity(1,n1), velocity(2,n1), velocity(3,n1))
   a2 = funct(edgeData(1,i), edgeData(2,i), edgeData(3,i),
              velocity(1,n2), velocity(2,n2), velocity(3,n2))
   r1 = a1*velocity(1,n1) + a2*velocity(1,n2) + edgeData(1,i)
   r2 = a1*velocity(2,n1) + a2*velocity(2,n2) + edgeData(2,i)
   r3 = a1*velocity(3,n1) + a2*velocity(3,n2) + edgeData(3,i)
   vel_delta(1,n1) = vel_delta(1,n1) + r1
   vel_delta(2,n1) = vel_delta(2,n1) + r2
   vel_delta(3,n1) = vel_delta(3,n1) + r3
   vel_delta(1,n2) = vel_delta(1,n2) - r1
   vel_delta(2,n2) = vel_delta(2,n2) - r2
   vel_delta(3,n2) = vel_delta(3,n2) - r3
endo
```
In the case of the EULER kernel, the parallelization performance has been tested on two irregular meshes of different sizes, one with 891 Knodes and the other with 1161 Knodes. Both meshes have a connectivity (numEdges/numNodes) of 8. Two versions of each mesh have been tested: colored and sorted. In the first version, an edge-coloring algorithm has been applied, and the edges of the same color are placed consecutively in the indirection array. In this case, a low locality in accesses to the reduction array would be expected. In the second version, the list of edges has been sorted, and therefore a higher locality would be found in the accesses to the reduction vector. The input data to the MD code were generated in a different way. Two sets of pairs positions–velocities, of size 40 and 640 K, were generated representing a uniform realistic ensemble of simple particles in a liquid state.

We show in Fig. 20 the experimental performance of the parallel EULER benchmark code for the colored and sorted versions of the input mesh of size 1161 Knodes. Part (a) of the figure shows the execution time (5 iterations of the time-step loop) of both methods, the array expansion and the proposed DWA–LIP. These times exclude the calculation of the LIP data structure, as this is done only once before entering into the reduction loop (static case). Part (b) shows speed-ups with respect to the sequential code, which was also compiled with optimization level 02 (sequential time is 103.5 and 15.3 s. for the colored and sorted meshes, respectively, for the same 5 iterations of the time-step loop). The DWA–LIP method obtains a significant performance improvement because it exploits efficiently locality when

```fortran
real rx(numPart), ry(numPart)
real vx(numPart), vy(numPart)
real fx(numPart), fy(numPart)
integer neigh(2*numInteract)
do ts = TimeStep, TimeStep+THop-1
do k = 2, NeighListLength, 2
   i = neigh(k-1)
   j = neigh(k)
   r = distance(rx(i),rx(j),ry(i),ry(j))
   if (r .lt. cutoff) then
      ff = force(r)
      fx(i) = fx(i) + ff
      fy(i) = fy(i) + ff
      fx(j) = fx(j) - ff
      fy(j) = fy(j) - ff
   endif
enddo

do i = 1, numPart
   vx(i) = K1 * vx(i) + K2 * fx(i)
   vy(i) = K1 * vy(i) + K2 * fy(i)
   rx(i) = rx(i) + TS * vx(i)
   ry(i) = ry(i) + TS * vy(i)
enddo
```

Fig. 19. A loop with multiple irregular reductions from the MD code.
writing in the reduction array. This fact explains a superlinear and sustained speed-up.

Fig. 21 shows the parallel efficiencies for the colored (a) and sorted (b) meshes using the DWA–LIP and array expansion methods. For each class, we present results for two different mesh sizes. The sequential times for the small colored and sorted meshes of sizes 891 Knodes are 51.8 and 11.8 s, respectively. While our DWA–LIP method has good scalability for both orderings of the mesh, the array expansion technique exhibits an anomaly for the colored mesh. Due to the memory overhead of the expanded arrays as well as the low locality presented in the mesh, the efficiency decreases as the mesh size grows.
The sequential time costs of computing the LIP data structure for both mesh sizes are 2.3 (small mesh) and 3.0 s (large mesh). These times are a small fraction of the total reduction time, which can be further reduced by parallelizing the code. In the case of static meshes, the whole program suffers this computing overhead only once, at the beginning of the execution. In the dynamic case, the prefetching must be recomputed periodically. In many realistic situations, however, this updating process is not frequent. For instance, in the code MD it is common to recompute the neighbor list every 10 time steps or so. Then, the prefetching cost is a small fraction of the total time consumed in the reduction iterations executed between two consecutive updatings.

In the EULER code, array expansion has a significant memory overhead due to the replication of the reduction vector in all the processors ($O(Q \cdot \text{numNodes} \cdot T)$, where $Q$ is the number of reduction vectors). The DWA–LIP method also has memory overhead due to the prefetching array ($O(\text{numEdges} + T^2) \approx O(\text{numEdges})$). In the EULER reduction loop, $Q = 3$ and $\text{numEdges} \approx 8 \cdot \text{numNodes}$. Hence, the memory overhead of array expansion is larger than that of the DWA–LIP method when the number of threads is greater than 3. In the EULER code, there are reduction loops with $Q = 5$, where the situation is even worse for the array expansion.

The performance obtained in the case of the dynamic irregular reduction code MD is shown in Fig. 22. The experiments were conducted with two different input particle sets, one with 40 K particles and the other with 640 K particles. In addition, some input parameters of the simulations were also changed. For 40 K particles, the size of the link-cell was set to 13.0 units, while the cutoff distance was set to 5.5 units. With these numbers, the neighbor list was really big, having each particle a total of around 169 neighbors (an uniform particle distribution was considered). On the other hand, for 640 K particles, the above parameters were set to 2.9 and 2.5 units, respectively. Now the connectivity is much lower, giving a total of about 8 neighbors.
per each particle. In any case, the size of the simulation box was 250.0 × 250.0 units, the number of time steps executed was 40 and the neighbor list was updated every 10 time steps. Speed-ups were measured with respect to the sequential version of the code (sequential time was 31 and 49 s for the small and big problems, respectively). Note that DWA–LIP performs much better than array expansion when the size of the problem is big enough. This is an important property, taking into account the better scalability behavior of DWA–LIP. The sequential execution times for the calculation of the LIP data structure were 11 (40 K particles) and 8.5 s (640 K particles).

In general, array expansion has less memory overhead and, sometimes, performs better than DWA–LIP only in very small multiprocessors, and with small problem domains. However, the presented experimental results show that the DWA–LIP method has significant better performance and scalability than array expansion for many realistic situations. The good parallel behavior of DWA–LIP is justified by the fact that, in general, realistic problem domains exhibit short-range relations between data points.

4. Conclusions

In the last few years it has been shown that parallel computing is a powerful tool to solve large and complex computational problems. Automatic parallelization facilitates the development of parallel software by enabling programmers to use familiar programming languages, like C or Fortran, typically used in numerical applications. However, the current state of the technology is not able to obtain efficient parallel code for a large class of scientific/engineering problems, known as irregular applications.

In this paper we have identified and proposed solutions to some of the issues responsible for this poor performance. New compilation techniques have to be incorporated into parallelizers in order to detect (and further parallelize) specific computation constructs and data access patterns, that appear frequently in (and identify) classes of numerical codes, like, for example, sparse codes. And new optimized parallelization techniques must also be developed in order to obtain high-quality parallel code for specific and frequent computational constructs, like, for example, irregular reductions.

Acknowledgements

We gratefully thank David Padua, at the Department of Computer Science, University of Illinois at Urbana-Champaign, for providing us the Polaris compiler, and also Yuan Lin, for the kind help and collaboration, as well as Søren Toxvaerd, at the Department of Chemistry, University of Copenhagen, for providing us the example short-range molecular dynamics program. We also thank the CIEMAT
(Centro de Investigaciones Energéticas, Medioambientales y Tecnológicas), Spain, for giving us access to their Cray T3E multiprocessor, and the Centro de Supercomputación Complutense at Madrid for providing us access to their SGI Origin2000 system.

References


