Mars: Accelerating MapReduce on Graphics Processors

Wenbin Fang wenbin@cse.ust.hk

HKUST

25 June, 2010

(日) (圖) (E) (E) (E)

Mars: Accelerating MapReduce on Graphics Processors

What is Mars?

• A MapReduce Programming System, Map + Reduce.

Mars: Accelerating MapReduce on Graphics Processors

What is Mars?

- A MapReduce Programming System, Map + Reduce.
- A Parallel Processing System accelerated by Graphics Processors (GPUs).

イロン イロン イヨン イヨン 三日

Mars: Accelerating MapReduce on Graphics Processors

What is Mars?

- A MapReduce Programming System, Map + Reduce.
- A Parallel Processing System accelerated by Graphics Processors (GPUs).
- Mars Modules running on:
 - An NVIDIA GPU: MarsCUDA

Mars: Accelerating MapReduce on Graphics Processors

What is Mars?

- A MapReduce Programming System, Map + Reduce.
- A Parallel Processing System accelerated by Graphics Processors (GPUs).
- Mars Modules running on:
 - An NVIDIA GPU: MarsCUDA
 - An AMD GPU: MarsBrook

Mars: Accelerating MapReduce on Graphics Processors

What is Mars?

- A MapReduce Programming System, Map + Reduce.
- A Parallel Processing System accelerated by Graphics Processors (GPUs).

イロト 不得 トイヨト イヨト

- Mars Modules running on:
 - An NVIDIA GPU: MarsCUDA
 - An AMD GPU: MarsBrook
 - A Multi-core CPU: MarsCPU

Mars: Accelerating MapReduce on Graphics Processors

What is Mars?

- A MapReduce Programming System, Map + Reduce.
- A Parallel Processing System accelerated by Graphics Processors (GPUs).

イロト 不得 トイヨト イヨト

- Mars Modules running on:
 - An NVIDIA GPU: MarsCUDA
 - An AMD GPU: MarsBrook
 - A Multi-core CPU: MarsCPU
 - Multi-core CPUs + GPUs: Co-processing

Mars: Accelerating MapReduce on Graphics Processors

What is Mars?

- A MapReduce Programming System, Map + Reduce.
- A Parallel Processing System accelerated by Graphics Processors (GPUs).

イロト 不得 トイヨト イヨト

- Mars Modules running on:
 - An NVIDIA GPU: MarsCUDA
 - An AMD GPU: MarsBrook
 - A Multi-core CPU: MarsCPU
 - Multi-core CPUs + GPUs: Co-processing
 - Distributed System: MarsHadoop

Mars: Accelerating MapReduce on Graphics Processors

How Good?

- Ease of use. Up to 7 times code saving.
- High performance. An order of magnitude speedup over a state-of-the-art CPU-based MapReduce system.

Agenda



- GPGPU
- MapReduce

2 How it works

- Design
- Implementation

3 Evaluation

- Ease of use
- High Performance

4 Conclusion

GPGPU MapReduce

Agenda



2 How it works

DesignImplementation

3 Evaluation

- Ease of use
- High Performance

4 Conclusion

GPGPU MapReduce

GPU Hardware Trend (1)



Figure: Floating-Point Operations per Second on NVIDIA GPUs and Intel CPUs.

Source: NVIDA CUDA Programming Guide [4].

GPGPU MapReduce

GPU Chip



Figure: GPUs devote more transisters to data processing.

Source: NVIDA CUDA Programming Guide [4].

GPGPU MapReduce

GPU Hardware Trend (2)



Figure: Bandwidth of NVIDIA GPU memory and CPU memory.

Source: NVIDA CUDA Programming Guide [4].

GPGPU MapReduce

General Purpose GPU Computing

Many-core Arch for GPUs



GPGPU MapReduce

General Purpose GPU Computing

Many-core Arch for GPUs



Programability

- NVIDIA CUDA
- AMD Brook+

(日) (圖) (E) (E) (E)

- OpenCL
- More...

GPGPU MapReduce

Non-Graphics Workloads on GPUs

Owens et al. [5] A Survey of General-Purpose Computation on Graphics Hardware

- Linear algebra
- Finance
- Database query
- Machine Learning
- More...
- Data Parallel programs on SIMD multiprocessors.

GPGPU MapReduce

Map Function and Reduce Function

Jeffrey Dean and Sanjay Ghemawat, MapReduce: Simplified Data Processing on Large Clusters. OSDI'04. [2]

```
Map(void *doc) {
1: for each word w in doc
2: EmitIntermediate(w, 1); // count each word once
Reduce(void *word, Iterator values) {
1: int result = 0;
2: for each v in values
3: result += v;
4: Emit(word, result); // output word and its count
}
```

GPGPU MapReduce

MapReduce Workflow



Source - http://labs.google.com/papers/mapreduce-osdi04-slides/index-auto-0007.html

イロト イポト イヨト イヨト 二日

GPGPU MapReduce

(日) (圖) (E) (E) (E)

20 / 80

Implementations of MapReduce

• Distributed Environment

- Google MapReduce
- Apache Hadoop (Yahoo, Facebook, ...)
- MySpace Qizmt

GPGPU MapReduce

Implementations of MapReduce

Distributed Environment

- Google MapReduce
- Apache Hadoop (Yahoo, Facebook, ...)
- MySpace Qizmt
- Multicore CPU
 - Phoenix from Stanford, HPCA'07 [6]/IISWC'09 [7].

GPGPU MapReduce

(日) (圖) (E) (E) (E)

22 / 80

Implementations of MapReduce

Distributed Environment

- Google MapReduce
- Apache Hadoop (Yahoo, Facebook, ...)
- MySpace Qizmt
- Multicore CPU
 - Phoenix from Stanford, HPCA'07 [6]/IISWC'09 [7].
- Cell BE
- FPGA

GPGPU MapReduce

Implementations of MapReduce

Distributed Environment

- Google MapReduce
- Apache Hadoop (Yahoo, Facebook, ...)
- MySpace Qizmt
- Multicore CPU
 - Phoenix from Stanford, HPCA'07 [6]/IISWC'09 [7].
- Cell BE
- FPGA
- GPUs
 - From UC-Berkeley, STMCS'08 [1]
 - Merge, from Intel, ASPLOS'08 [3]

Design Implementation

Agenda



2 How it works

- Design
- Implementation

B Evaluation

- Ease of use
- High Performance

4 Conclusion

Design Implementation

(日) (圖) (E) (E) (E)

25 / 80

Goals and Challenges

Design Goals

- Programmability. Ease of use.
- Flexibility. Support various multi/many core processors.
- High Performance.

Design Implementation

(日) (圖) (E) (E) (E)

26 / 80

Goals and Challenges

Design Goals

- Programmability. Ease of use.
- Flexibility. Support various multi/many core processors.
- High Performance.

Challenges

Result output.

- Write conflicts among GPU threads.
- Unknown output buffer size.

Design Implementation

<ロ> (日) (日) (日) (日) (日)

27 / 80

Goals and Challenges

Design Goals

- Programmability. Ease of use.
- Flexibility. Support various multi/many core processors.
- High Performance.

Challenges

Result output.

- Write conflicts among GPU threads.
- Unknown output buffer size.

Solution

Lock-free scheme

Design Implementation

Workflow





< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

Why Mars How it works Evaluation

Design

Workflow

Workflow of Mars



Customizing Workflow

- Map Only.
- $Map \rightarrow Group.$ •
- Map→Group \rightarrow Reduce.
- ٩ $Group \rightarrow Reduce.$
- Groap. $Map \rightarrow Reduce$.
- 29 / 80

Design Implementation

(日) (圖) (E) (E) (E)

30 / 80

Data Structure

Records

Design Implementation

Data Structure

Records

Structure of Arrays

- Key array
- Value array
- Directory index array Variable-sized record
 - $\bullet~<\!\!\mathsf{Key}$ size, Key offset, Value size, Value offset>

Design Implementation

Data Structure

Records

Structure of Arrays

- Key array
- Value array
- Directory index array Variable-sized record
 - $\bullet~<\!\!\mathsf{Key}$ size, Key offset, Value size, Value offset>
- Chained MapReduce: Map1→Group1→Map2→Map3→Map4→Group4

Design Implementation

Lock-Free Output

Lock Free

MapCount

- Call User defined MapCount function
- Each function emits intermediate key size and value size

Design Implementation

Lock-Free Output

Lock Free

- MapCount
 - Call User defined MapCount function
 - Each function emits intermediate key size and value size
- Prefix sum on intermediate key sizes and value sizes
 - The size of intermediate buffer, allocate at one time
 - The deterministic write position for each Map, lock-free

Design Implementation

Lock-Free Output

Lock Free

- MapCount
 - Call User defined MapCount function
 - Each function emits intermediate key size and value size
- Prefix sum on intermediate key sizes and value sizes
 - The size of intermediate buffer, allocate at one time
 - The deterministic write position for each Map, lock-free
- Allocate intermediate buffer

Design Implementation

Lock-Free Output

Lock Free

- MapCount
 - Call User defined MapCount function
 - Each function emits intermediate key size and value size
- Prefix sum on intermediate key sizes and value sizes
 - The size of intermediate buffer, allocate at one time
 - The deterministic write position for each Map, lock-free
- Allocate intermediate buffer
- Map
 - Call User defined Map function
 - Output records according to the write position
Design Implementation

Lock-Free Output, Example

 $\mathsf{Map1} \rightarrow "123456789", \ \mathsf{Map2} \rightarrow "abcd", \ \mathsf{Map3} \rightarrow "\mathsf{ABCDED"}$

Design Implementation

38 / 80

Lock-Free Output, Example

 $\mathsf{Map1} \rightarrow "123456789", \ \mathsf{Map2} \rightarrow "\mathsf{abcd}", \ \mathsf{Map3} \rightarrow "\mathsf{ABCDED"}$

MapCount

- MapCount1 \rightarrow 9
- MapCount2 \rightarrow 4
- MapCount3 \rightarrow 6

Design Implementation

Lock-Free Output, Example

 $\mathsf{Map1} \rightarrow "123456789", \ \mathsf{Map2} \rightarrow "\mathsf{abcd}", \ \mathsf{Map3} \rightarrow "\mathsf{ABCDED"}$

MapCount

- MapCount1 \rightarrow 9
- MapCount2 \rightarrow 4
- MapCount3 \rightarrow 6

Prefix Sum, Allocate buffer, and Map

• 9, 4, 6 – size array

Design Implementation

Lock-Free Output, Example

 $\mathsf{Map1} \rightarrow "123456789", \ \mathsf{Map2} \rightarrow "\mathsf{abcd}", \ \mathsf{Map3} \rightarrow "\mathsf{ABCDED"}$

MapCount

- MapCount1 \rightarrow 9
- MapCount2 \rightarrow 4
- MapCount3 \rightarrow 6

Prefix Sum, Allocate buffer, and Map

- 9, 4, 6 size array
- 0, 9, 13 write position array
- 19 output buffer size

Design Implementation

Lock-Free Output, Example

 $\mathsf{Map1} \rightarrow "123456789", \ \mathsf{Map2} \rightarrow "\mathsf{abcd}", \ \mathsf{Map3} \rightarrow "\mathsf{ABCDED"}$

MapCount

- MapCount1 \rightarrow 9
- MapCount2 \rightarrow 4
- MapCount3 \rightarrow 6

Prefix Sum, Allocate buffer, and Map

- 9, 4, 6 size array
- 0, 9, 13 write position array
- 19 output buffer size
- Allocate a buffer of size 19

Design Implementation

Lock-Free Output, Example

 $\texttt{Map1} \rightarrow \texttt{`'123456789''}, \ \texttt{Map2} \rightarrow \texttt{`'abcd''}, \ \texttt{Map3} \rightarrow \texttt{`'ABCDED''}$

MapCount

- MapCount1 \rightarrow 9
- MapCount2 \rightarrow 4
- MapCount3 \rightarrow 6

Prefix Sum, Allocate buffer, and Map

- 9, 4, 6 size array
- 0, 9, 13 write position array
- 19 output buffer size
- Allocate a buffer of size 19
- "<u>1</u>23456789<u>a</u>bcd<u>A</u>BCDED"

Design Implementation

MarsCUDA

Building blocks

- NVIDA CUDA
- Prefix Sum: CUDPP Library, GPU-based Prefix Sum
- Group: GPU-based Bitonic Sort

Design Implementation

MarsCUDA – Memory Optimization (1)

Coalesced Access

For a half-warp of threads, simultaneous device memory accesses to consecutive device memory addresses can be coalesced into one transaction. \rightarrow Reduce # of device memory accesses.

Design Implementation

MarsCUDA – Memory Optimization (1)

Coalesced Access

For a half-warp of threads, simultaneous device memory accesses to consecutive device memory addresses can be coalesced into one transaction. \rightarrow Reduce # of device memory accesses.

Local memory

- Programmable on-chip memory (shared memory in NVIDIA's term).
- Exploit local memory in GPU-based Bitonic Sort for Group Stage.
- Users can explicitly utilize local memory in their Map/Reduce functions.

Design Implementation

MarsCUDA – Memory Optimization (2)

Built-in Vector type

- Address Alignment
- float4 and int4
- One load instruction to read data of built-in type, of size up to 16 bytes → Reduce # of memory load instructions, compared with reading scalar type

Design Implementation

MarsCUDA – Memory Optimization (2)

Built-in Vector type

- Address Alignment
- float4 and int4
- One load instruction to read data of built-in type, of size up to 16 bytes → Reduce # of memory load instructions, compared with reading scalar type

Page-lock host memory

Prevent OS from paging the locked memory buffer \rightarrow High PCI-E bandwidth

Design Implementation

MarsCUDA – Task distribution

$\mathsf{Map}/\mathsf{Reduce}$

- $\lceil N/B\rceil$ thread blocks
 - $\bullet~N$: the number of Map or Reduce tasks
 - B: the number of GPU threads per thread block, which is practically set to 256
 - 1 task per GPU thread

Design Implementation

MarsCUDA – Task distribution

$\mathsf{Map}/\mathsf{Reduce}$

- $\lceil N/B\rceil$ thread blocks
 - N: the number of Map or Reduce tasks
 - B: the number of GPU threads per thread block, which is practically set to 256
 - 1 task per GPU thread

Special case for Reduce

- Communicative and Associative. For example, Integer Addition.
- Parallel reduction for load balanced reduce task distribution.

Design Implementation

(日) (圖) (E) (E) (E)

50 / 80

MarsCPU

Building blocks

- o pthreads
- Group: Parallel Merge Sort

Design Implementation

MarsCPU

Building blocks

- o pthreads
- Group: Parallel Merge Sort

General Mars Design

- Lock Free
- $\lceil N/T \rceil$ tasks per CPU thread.
 - N: the number of Map or Reduce tasks
 - T: the number of CPU threads
 - $\bullet~N$ is usually much larger than T

Design Implementation

GPU/CPU Co-processing

The workflow of GPU/CPU co-processing



- I : Total size of input data
- S : Speedup of GPU Worker over CPU Worker
- Workload for GPU Worker: $\frac{SI}{1+S}$
- Workload for CPU Worker: $\frac{I}{1+S}$

(日) (圖) (E) (E) (E)

Design Implementation

MarsHadoop



Figure: MarsHadoop. Using Hadoop Streaming.

Ease of use High Performance

Agenda



- 2 How it works
 - Design
 - Implementation

3 Evaluation

- Ease of use
- High Performance

4 Conclusion

Ease of use High Performance

Experimental Setup

Machine	PC A	РС В	PC C
GPU	NVIDIA GTX280	NVIDIA 8800GTX	ATI Radeon HD 3870
# GPU core	240	128	320
GPU Core Clock	602 MHz	575 MHz	775 MHz
GPU Memory Clock	1107 MHz	900 MHz	2250 MHz
GPU Memory Band-	141.7 GB/s	86.4 GB/s	72.0 GB/s
width			
GPU Memory size	1024 MB	768 MB	512 MB
CPU	Intel Core2 Quad Q6600	Intel Core2 Quad Q6600	Intel Pentium 4 540
CPU Clock	2400 MHz	2400 MHz	3200 MHz
# CPU core	4	4	2
CPU Memory size	2048 MB	2048 MB	1024 MB
OS	32-bit CentOS Linux	32-bit CentOS Linux	32-bit Windows XP

Ease of use High Performance

Applications

Applications	Small	Medium	Large
String Match (SM)	size: 55MB	size: 105MB	size: 160MB
Matrix Multiplication (MM)	256×256	512×512	1024×1024
Black-Scholes (BS)	# option: 1,000,000	# option: 3,000,000	# option: 5,000,000
Similarity Score (SS)	# feature: 128, $#$ docu-	# feature: 128, $#$ docu-	# feature: 128, $#$ docu-
	ments: 512	ments: 1024	ments: 2048
PCA	1000×256	2000×256	4000×256
Monte Carlo (MC)	# option: 500, $#$ samples	# option: 500, $#$ samples	# option: 500, $#$ samples
	per option: 500	per option: 2500	per option: 5000

GPU Implementation: MarsCUDA, CUDA CPU Implementation: MarsCPU, Phoenix, pthreads GPUCPU Coprocessing: MarsCUDA + MarsCPU

Ease of use High Performance

Code size saving

In lines:

Applications	Phoenix	MarsCUDA/MarsCPU	CUDA
String Match	206	147	157
Matrix Multiplication	178	72	68
Black-Scholes	199	147	721
Similarity Score	125	82	615
Principal component analysis	297	168	583
Monte Carlo	251	203	359

Why Mars How it works Evaluation

Ease of use High Performance

MarsCPU vs Phoenix



(ロ)、(部)、(語)、(語)、(語)、(語)、(の)、(30)

Ease of use High Performance

MarsCPU vs Phoenix



Ease of use High Performance

MarsCPU vs Phoenix



Overhead of Phoenix

- Always need Reduce stage.
- Lock overhead.

・ロト ・聞ト ・ヨト ・ヨト

- 32

60 / 80

Ease of use High Performance

MarsCPU vs Phoenix



Overhead of Phoenix

- Always need Reduce stage.
- Lock overhead.

・ロト ・聞ト ・ヨト ・ヨト

3

61/80

• Re-allocate buffer on the fly.

Ease of use High Performance

MarsCPU vs Phoenix



Overhead of Phoenix

- Always need Reduce stage.
- Lock overhead.
- Re-allocate buffer on the fly.
- Insertion sort on static arrays. Call <u>memmove()</u> frequently.

Ease of use High Performance

MarsCUDA vs MarsCPU on Kernel



Preprocess +
 Map + Group +
 Reduce

・ロ ・ ・ 一 ・ ・ 注 ・ ・ 注 ・ 注 ・ う へ ()
63 / 80

Ease of use High Performance

MarsCUDA vs MarsCPU



 Preprocess + Map + Group + Reduce

Why Mars How it works Evaluation

Ease of use High Performance

Time Breakdown



MarsCPU



Ease of use High Performance

(日) (圖) (E) (E) (E)

66 / 80

Amdahl's Law

Amdahl's Law

Speedup = $\frac{1}{(1-P)+P/S}$

- *P*: The proportion that is parallelized
- (1 − P): The proportion that is not parallelized
- S: Speedup by parallelism

Ease of use High Performance

Amdahl's Law

Amdahl's Law

$$\mathsf{Speedup} = \frac{1}{(1-P)+P/S}$$

- *P*: The proportion that is parallelized
- (1 − P): The proportion that is not parallelized
- S: Speedup by parallelism

For MarsCUDA

- P: Map + Reduce
- (1 P): Preprocess
- Example: String Match
 - Parallelized: Map stage

•
$$P = 25\%$$

•
$$S = 20$$

Speedup

$$= \frac{1}{(1-25\%)+25\%/20} = 1.3$$

Ease of use High Performance

Preprocess is a bottleneck?

 $\begin{array}{l} \mbox{Real world applications in Chained MapReduce:} \\ \mbox{Preprocess} \rightarrow \mbox{Map1} \rightarrow \mbox{Group1} \rightarrow \mbox{Reduce1} \rightarrow \mbox{Map2} \rightarrow \mbox{Map3} \rightarrow \mbox{Map4} \rightarrow \mbox{Group4} \end{array}$

- Prepare key/value pairs
- Transfer input key/value pairs from main memory to device memory

Ease of use High Performance

GPU/CPU Co-processing



Co-processing over MarsCUDA:

- Speedup $= \frac{S+1}{S}$
- S: Speedup of MarsCUDA over MarsCPU

Ease of use High Performance

MarsHadoop



Ease of use High Performance

Reference

	-	
	_	

Marc de Kruijf and Karthikeyan Sankaralingam. Mapreduce for the cell b.e. architecture. Technical report. University of WisconsinMadison, 2007.



Jeffrey Dean and Sanjay Ghemawat.

Mapreduce: Simplified data processing on large clusters. OSDI, 2004.



Michael D. Linderman, Jamison D. Collins, Hong Wang, and Teresa H. Meng.

Merge: a programming model for heterogeneous multi-core systems. ASPLOS, 2008.



NVIDIA corp.

NVIDIA CUDA Programming Guide 2.0, 2008.



John D. Owens, David Luebke, Naga Govindaraju, Mark Harris, Jens Krger, Aaron E. Lefohn, and Timothy J. Purcell.

A survey of general-purpose computation on graphics hardware. Computer Graphics Forum, 2007.



Colby Ranger, Ramanan Raghuraman, Arun Penmetsa, Gary Bradski, and Christos Kozyrakis.

Evaluating mapreduce for multi-core and multiprocessor systems. HPCA, 2007.



Richard Yoo, Anthony Romano, and Christos Kozyrakis.

Phoenix rebirth: Scalable mapreduce on a numa system. In IISWC, 2009.

- 32

イロト 不得 トイヨト イヨト

イロン イヨン イヨン イヨン

3

72 / 80

Conclusion

- Mars
 - MarsCUDA for NVIDIA GPU
 - MarsBrook for AMD GPU
 - MarsCPU for multicore CPU
 - GPU/CPU Co-processing
 - MarsHadoop for clusters
- Ease of programming
- High performance
Thanks! Q&A? http://www.cse.ust.hk/gpuqp/Mars.html

<ロト < 部ト < 注ト < 注ト 注 73 / 80

Backup 1: GPU Workload and design trade-off

Why GPUs Have High Memory bandwidth?

Memory Bandwidth \propto (Clock Rate imes Memory Bus width)

・ロ ・ <
一 ・ <
書 ・ <
言 ・ 、
言 ・ う へ (で) 74 / 80

Backup 1: GPU Workload and design trade-off

Why GPUs Have High Memory bandwidth?

Memory Bandwidth \propto (Clock Rate imes Memory Bus width)

Why such design?

Backup 1: GPU Workload and design trade-off

Why GPUs Have High Memory bandwidth?

Memory Bandwidth \propto (Clock Rate imes Memory Bus width)

Why such design?

• CPU: Use Cache to inmprove memory performance.

Backup 1: GPU Workload and design trade-off

Why GPUs Have High Memory bandwidth?

Memory Bandwidth \propto (Clock Rate imes Memory Bus width)

Why such design?

- CPU: Use Cache to inmprove memory performance.
- GPU Workload: 3D rendering, large dataset of polygons and textures, too large working set to fit in cache.

Backup 1: GPU Workload and design trade-off

Why GPUs Have High Memory bandwidth?

Memory Bandwidth \propto (Clock Rate imes Memory Bus width)

Why such design?

- CPU: Use Cache to inmprove memory performance.
- GPU Workload: 3D rendering, large dataset of polygons and textures, too large working set to fit in cache.
- GPU: the only way wider memory bus + faster clock rate

Backup 1: GPU Workload and design trade-off

Why GPUs Have High Memory bandwidth?

Memory Bandwidth \propto (Clock Rate imes Memory Bus width)

Why such design?

- CPU: Use Cache to inmprove memory performance.
- GPU Workload: 3D rendering, large dataset of polygons and textures, too large working set to fit in cache.
- GPU: the only way wider memory bus + faster clock rate
- Price(NVIDIA GTX 285 GPU with 1 GB memory) \approx Price (Intel Core i7 CPU with 6 GB memory).

Backup 2: Performance Slowdown Over Native Implementations



MarsCPU vs pthreads. Slowdown $= T_{MarsCPU}/T_{pthreads}$



イロト イポト イヨト イヨト

80 / 80